# US 12,181,944 B2 · Method and apparatus for managing power states

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,181,944 B2
- Document ID: US12181944B2
- Status: Granted
- Kind: B2
- Application number: 17/562,854
- Filed: 2021-12-27
- Published: 2023-06-29
- Granted: 2024-12-31
- Earliest claimed: 2021-12-27
- Assignees: Advanced Micro Devices, Inc.
- Applicants: Advanced Micro Devices, Inc.
- Inventors: Alexander J. Branover; Thomas J. Gibney; Stephen V. Kosonocky; Mihir Shaileshbhai Doctor; John P. Petry; Indrani Paul; Benjamin Tsien; Christopher T. Weaver
- Web page: https://patentgrep.com/patent/US12181944B2

## CPC

- G06F 1/3206: Monitoring of events, devices or parameters that trigger a change in power modality
- G06F 1/3287: by switching off individual functional units in the computer system
- G06F 1/3203: Power management, i.e. event-based initiation of a power-saving mode
- G06F 1/3234: Power saving characterised by the action undertaken
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

A method and apparatus for managing power states in a computer system includes, responsive to an event received by a processor, powering up a first circuitry. Responsive to the event not being serviceable by the first circuitry, powering up at least a second circuitry of the computer system to service the event.

## Claims

### Claim 1

A method for managing power states in a computer system, comprising:
tracking, by a first circuitry, history of an event, the tracking including incrementing a counter for successful prediction that a first circuitry services the event;
responsive to the event, powering up the first circuitry to examine the history; and
powering up a second circuitry of the computer system to service the event based on the examination indicating that the counter of the history of the event is above a threshold.

### Claim 2 (depends on 1)

The method of claim 1, wherein the first circuitry and the second circuitry are resident in a same component of the computer system.

### Claim 3 (depends on 1)

The method of claim 1, wherein the first circuitry is resident in a first component of the computer system and the second circuitry is resident in a second component of the computer system.

### Claim 4 (depends on 1)

The method of claim 1, further comprising:
updating the history of the event by measuring a success of servicing of the event by the computer system.

### Claim 5 (depends on 4)

The method of claim 4, wherein the counter is incremented based upon a successful servicing of the event by the computer system.

### Claim 6 (depends on 5)

The method of claim 5, wherein the second circuitry is determined based upon a value of the counter being equal to or greater than a predefined threshold.

### Claim 7 (depends on 5)

The method of claim 5, wherein the counter is decremented based upon an unsuccessful servicing of the event by the computer system.

### Claim 8 (depends on 7)

The method of claim 7 further comprising powering up additional circuitry for a same event measured as unsuccessful based upon a value of the counter being less than a predefined threshold.

### Claim 9

An apparatus for managing power states in a computer system, comprising:
a first circuitry configured to track history of an event, the tracking including incrementing a counter for successful prediction that a second circuitry services the event, wherein the first circuitry is powered up responsive to the event to examine the history;
the second circuitry; and
a processor operatively coupled with and in communication with the first circuitry and the second circuitry, the processor configured to:
responsive to the event, power up the first circuitry to examine the history, and
power up the second circuitry to service the event based on the examination indicating that the counter of the history of the event is above a threshold.

### Claim 10 (depends on 9)

The apparatus of claim 9, wherein the first circuitry and the second circuitry are resident in a same component of the computer system.

### Claim 11 (depends on 9)

The apparatus of claim 9, wherein the first circuitry is resident in a first component of the computer system and the second circuitry is resident in a second component of the computer system.

### Claim 12 (depends on 9)

The apparatus of claim 9, wherein the processor is further configured to:
update the history by measuring a success of servicing of the event by the computer system.

### Claim 13 (depends on 12)

The apparatus of claim 12, wherein the counter is incremented based upon a successful servicing of the event by the computer system.

### Claim 14 (depends on 13)

The apparatus of claim 13, wherein the second circuitry is determined based upon a value of the counter being equal to or greater than a predefined threshold.

### Claim 15 (depends on 13)

The apparatus of claim 13, wherein the counter is decremented based upon an unsuccessful servicing of the event by the computer system.

### Claim 16 (depends on 15)

The apparatus of claim 15, wherein the processor is further configured to:
power up additional circuitry for a same event measured as unsuccessful based upon a value of the counter being less than a predefined threshold.

### Claim 17

A processor for managing power states in a computer system, the processor configured to:
track, by a first circuitry, history of an event, the tracking including incrementing a counter for successful prediction that a first circuitry services the event;
responsive to the event, power up the first circuitry of the computer system operatively coupled with and in communication with the processor, to examine the history; and
power up a second circuitry of the computer system to service the event based on the examination indicating that the counter of the history of the event is above a threshold.