Systems and methods for asymmetric image splitter clock generation
AssigneeMaxim Integrated Products, Inc.
InventorYalcin Balcioglu
Life of this patent
Estimating the term…
Loading patent…
AssigneeMaxim Integrated Products, Inc.
InventorYalcin Balcioglu
Estimating the term…
Described herein are systems and methods that provide for asymmetric image splitter image stream applications. In one embodiment, a system supporting image multi-streaming comprises an asymmetric image splitter engine that splits super-frame image streams into two or more image streams and a fractional clock divider circuit. The fractional clock divider may comprise a digital feedback control loop and a one-bit sigma delta modulator. The fractional clock divider circuit may provide compatible display clock frequencies for each of the two or more image streams. When a multi-image stream comprises the two image streams, the asymmetric image splitter engine adjusts a vertical asymmetry of a first image stream with a shortest height to same height as a second image stream by adding vertical padding to the first image stream. The super-frame image streams may comprise image streams from video, LIDAR, radar, or other sensors.
A device supporting image multi-streaming comprising:
A method for asymmetric image splitter clock generation comprising:
A system for image multi-streaming comprising:
Dependencies are inferred from the claim text.