# US 12,119,852 B2 · Impedance converting circuit and amplifier module

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,119,852 B2
- Document ID: US12119852B2
- Status: Granted
- Kind: B2
- Application number: 17/660,426
- Filed: 2022-04-25
- Published: 2022-11-03
- Granted: 2024-10-15
- Earliest claimed: 2021-04-30
- Assignees: Murata Manufacturing Co., Ltd.
- Applicants: Murata Manufacturing Co., Ltd.
- Inventors: Seiko Netsu; Masatoshi Hase
- Web page: https://patentgrep.com/patent/US12119852B2

## CPC

- H04B 1/0483: {Transmitters with multiple parallel paths}
- H03F 1/56: Modifications of input or output impedances, not otherwise provided for
- H03F 3/195: in integrated circuits
- H03F 3/45071: {with semiconductor devices only}
- H03F 3/45085: {Long tailed pairs (H03F3/45112, H03F3/45139 take precedence)}
- H03F 3/60: Amplifiers in which coupling networks have distributed constants, e.g. with waveguide resonators (H03F3/54 takes precedence)
- H04B 1/0458: {Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages (matching circuits in general H03H)}
- H03F 2200/387: A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
- H03F 2200/451: the amplifier being a radio frequency amplifier
- H04B: TRANSMISSION
- H03F: AMPLIFIERS

## Abstract

A first primary line has a first node at one end and a third node at another end and transmits a radio-frequency signal between the first node and the third node. A second primary line has a second node at one end and a fourth node at another end and transmits a radio-frequency signal between the second node and the fourth node. A first secondary line has a portion connected to the second node and is electromagnetically coupled to the first primary line. The second secondary line has a portion connected to the first node and has another end connected to a portion of the first secondary line. The second secondary line is electromagnetically coupled to the second primary line. A first capacitor is connected in parallel to a portion of the second primary line or a portion of the second secondary line.

## Claims

### Claim 1

An impedance converting circuit comprising:
a first primary line that has a first node at one end and a third node at an opposite end, and that is configured to transmit a first radio-frequency signal between the first node and the third node;
a second primary line that has a second node at one end and a fourth node at an opposite end, and that is configured to transmit a second radio-frequency signal between the second node and the fourth node;
a first secondary line that is connected to the second node and that is electromagnetically coupled to the first primary line;
a second secondary line that has an end portion connected to the first node, that has an opposite end portion connected to an end portion of the first secondary line not connected to the second node, and that is electromagnetically coupled to the second primary line; and
a first capacitor connected in parallel to a part of the second primary line or a part of the second secondary line.

### Claim 2 (depends on 1)

The impedance converting circuit according to claim 1, wherein the first capacitor is connected to both ends of the second primary line.

### Claim 3 (depends on 2)

The impedance converting circuit according to claim 2, wherein the first capacitor is connected in parallel to the second primary line.

### Claim 4 (depends on 1)

The impedance converting circuit according to claim 1, further comprising:
a second capacitor connected in parallel to a part of the first primary line or a part of the first secondary line.

### Claim 5 (depends on 1)

The impedance converting circuit according to claim 1, further comprising:
a parallel reactance element,
wherein one terminal of the parallel reactance element is connected to the first node and an opposite terminal of the parallel reactance element is connected to the second node, or
wherein the one terminal of the parallel reactance element is connected to the third node and the opposite terminal of the parallel reactance element is connected to the fourth node.

### Claim 6 (depends on 3)

The impedance converting circuit according to claim 3, further comprising:
a parallel reactance element,
wherein one terminal of the parallel reactance element is connected to the first node and an opposite terminal of the parallel reactance element is connected to the second node, or
wherein the one terminal of the parallel reactance element is connected to the third node and the opposite terminal of the parallel reactance element is connected to the fourth node.

### Claim 7 (depends on 4)

The impedance converting circuit according to claim 4, further comprising:
a parallel reactance element,
wherein one terminal of the parallel reactance element is connected to the first node and an opposite terminal of the parallel reactance element is connected to the second node, or
wherein the one terminal of the parallel reactance element is connected to the third node and the opposite terminal of the parallel reactance element is connected to the fourth node.

### Claim 8 (depends on 1)

The impedance converting circuit according to claim 1, further comprising:
a first connection terminal, a second connection terminal, a third connection terminal, and a fourth connection terminal that are connected to the first node, the second node, the third node, and the fourth node, respectively.

### Claim 9 (depends on 8)

The impedance converting circuit according to claim 8, wherein the second connection terminal or the fourth connection terminal is a ground terminal connected to a ground potential.

### Claim 10 (depends on 9)

The impedance converting circuit according to claim 9,
wherein the first node and the second node are a first node pair, the third node and the fourth node are a second node pair, and
wherein the impedance converting circuit is a balanced-unbalanced converting circuit configured to receive a signal at the first or second node pair and to output the signal from the other of the first or second node pair.

### Claim 11 (depends on 8)

The impedance converting circuit according to claim 8, further comprising:
a series reactance element,
wherein the series reactance element is connected in series between the first node and the first connection terminal, or wherein the series reactance element is connected in series between the second node and the second connection terminal, or
wherein the series reactance element is connected in series between the third node and the third connection terminal, or wherein the series reactance element is connected in series between the fourth node and the fourth connection terminal.

### Claim 12 (depends on 9)

The impedance converting circuit according to claim 9, further comprising:
a series reactance element,
wherein the series reactance element is connected in series between the first node and the first connection terminal, or wherein the series reactance element is connected in series between the second node and the second connection terminal, or
wherein the series reactance element is connected in series between the third node and the third connection terminal, or wherein the series reactance element is connected in series between the fourth node and the fourth connection terminal.

### Claim 13 (depends on 10)

The impedance converting circuit according to claim 10, further comprising:
a series reactance element,
wherein the series reactance element is connected in series between the first node and the first connection terminal, or wherein the series reactance element is connected in series between the second node and the second connection terminal, or
wherein the series reactance element is connected in series between the third node and the third connection terminal, or wherein the series reactance element is connected in series between the fourth node and the fourth connection terminal.

### Claim 14 (depends on 1)

The impedance converting circuit according to claim 1, further comprising:
a power supply terminal; and
a choke coil connected between the power supply terminal and a node at which the first secondary line and the second secondary line are connected.

### Claim 15 (depends on 6)

The impedance converting circuit according to claim 6, further comprising:
a power supply terminal;
a first choke coil connected between the power supply terminal and the first connection terminal; and
a second choke coil connected between the power supply terminal and the second connection terminal.

### Claim 16 (depends on 1)

The impedance converting circuit according to claim 1, further comprising:
a laminated substrate having one or more dielectric layers and one or more conductive layers that are alternately laminated,
wherein the one or more conductive layers in the laminated substrate include the first primary line and the second primary line.

### Claim 17 (depends on 12)

The impedance converting circuit according to claim 12, wherein the laminated substrate includes a ceramic multilayer substrate, a multilayer resin substrate, or a semiconductor substrate having multiple wiring layers.

### Claim 18 (depends on 9)

An amplifier module comprising:
the impedance converting circuit according to claim 9; and
a differential amplifier having a pair of differential output nodes and a pair of differential input nodes, the pair of differential output nodes or the pair of differential input nodes are connected to the first node and the second node.

### Claim 19 (depends on 1)

An amplifier module comprising:
the impedance converting circuit according to claim 1; and
a differential amplifier having a pair of differential output nodes and a pair of differential input nodes, the pair of differential output nodes or the pair of differential input nodes being connected to the first node and the second node,
wherein the first capacitor and the part of the second primary line connected in parallel to the first capacitor or the part of the second secondary line connected in parallel to the first capacitor, are configured to cause a parallel resonance at a frequency in an operating frequency band of the differential amplifier.
