# US 12,118,937 B2 · Display device and operating method thereof

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,118,937 B2
- Document ID: US12118937B2
- Status: Granted
- Kind: B2
- Application number: 18/217,967
- Filed: 2023-07-03
- Published: 2023-10-26
- Granted: 2024-10-15
- Earliest claimed: 2017-10-18
- Assignees: Samsung Display Co., Ltd.
- Applicants: Samsung Display Co., Ltd.
- Inventors: Jeong Min Sung; Woo Chul Kim; Weon Jun Choe
- Web page: https://patentgrep.com/patent/US12118937B2

## CPC

- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 3/2022: {using sub-frames}
- G09G 3/3266: Details of drivers for scan electrodes
- G11C 19/28: using semiconductor elements (G11C19/14, G11C19/36 take precedence)
- G09G 3/3275: Details of drivers for data electrodes
- G09G 2300/0842: forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G 2300/0861: with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G 2320/064: by time modulation of the brightness of the illumination source
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

A display device may include a pixel, an emission control driver, and a timing controller. The emission control driver may supply an emission control signal set for controlling emission periods of the pixel. The timing controller may receive a received bit stream that includes a first bit set and a second bit set, may determine a first duty ratio of the emission control signal set using bits of the first bit set without using any bit of the second bit set. The first bit set may include at least two bits. The second bit set may include at least one bit. The emission control signal set may control the pixel to operate according to the first duty ratio for each frame of a first frame group.

## Claims

### Claim 1

A display device comprising:
a pixel; and
an emission control driver configured to supply an emission control signal for determining emission periods and non-emission periods of the pixel,
wherein a first frame among a plurality of frames and a second frame among the plurality of frames are time-divisionally alternately arranged, and
wherein a first length of one of the non-emission periods for the first frame is different from a second length of one of the non-emission periods for the second frame.

### Claim 2 (depends on 1)

The display device of claim 1, further comprising:
a timing controller configured to determine a duty ratio of the emission control signal, based on a duty ratio bit stream configured with a plurality of bits,
wherein the timing controller determines the duty ratio, by using partial bits among the plurality of bits of the duty ratio bit stream.

### Claim 3 (depends on 2)

The display device of claim 2,
wherein the plurality of bits of the duty ratio bit stream are m bits,
wherein the partial bits are m-k most significant bits (MSBs) of the duty ratio bit stream, and
wherein the k is a natural number of 1 or more, and the m is a natural number of 2 or more.

### Claim 4 (depends on 2)

The display device of claim 2,
wherein the first length is determined by a first duty ratio bit stream, and
wherein the second length is determined by a second duty ratio bit stream.

### Claim 5 (depends on 4)

The display device of claim 4, wherein the second duty ratio bit stream has a value obtained by adding 2k to the first duty ratio bit stream, and
wherein the k is a natural number of 1 or more.

### Claim 6 (depends on 3)

The display device of claim 3, wherein m-k MSBs of an average value of duty ratio bit streams during consecutive frames correspond to m-k MSBs of a first duty ratio bit stream determining the first length.

### Claim 7

A method for driving a display device, the method comprising:
supplying, by an emission control driver, a first emission control signal to a pixel during a first frame; and
supplying, by the emission control driver, a second emission control signal to the pixel during a second frame,
wherein the first emission control signal and the second emission control signal determine emission periods and non-emission periods of the pixel,
wherein a first frame among a plurality of frames and a second frame among the plurality of frames are time-divisionally alternately arranged, and
wherein a first length of one of the non-emission periods for the first frame is different from a second length of one of the non-emission periods for the second frame.

### Claim 8 (depends on 7)

The method of claim 7, further comprising:
determining, by a timing controller, a first duty ratio of the first emission control signal by using partial bits among a plurality bits of a first duty ratio bit stream;
supplying, by the timing controller, a control signal corresponding to the first duty ratio to the emission control driver;
determining, by the timing controller, a second duty ratio of the second emission control signal by using partial bits among a plurality bits of a second duty ratio bit stream; and
supplying, by the timing controller, a control signal corresponding to the second duty ratio to the emission control driver.

### Claim 9 (depends on 8)

The method of claim 8,
wherein the plurality of bits of each of the first and second duty ratio bit streams are m bits,
wherein the partial bits of each of the first and second duty ratio bit streams are m-k most significant bits (MSBs), and
wherein the k is a natural number of 1 or more, and the m is a natural number of 2 or more.

### Claim 10 (depends on 9)

The method of claim 9, wherein m-k MSBs of an average value of duty ratio bit streams during consecutive frames correspond to m-k MSBs of the first duty ratio bit stream determining the first length.
