# US 12,113,587 B2 · Echo cancelling system and echo cancelling method

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,113,587 B2
- Document ID: US12113587B2
- Status: Granted
- Kind: B2
- Application number: 17/506,725
- Filed: 2021-10-21
- Published: 2022-10-20
- Granted: 2024-10-08
- Earliest claimed: 2021-04-14
- Assignees: Realtek Semiconductor Corp.
- Applicants: Realtek Semiconductor Corporation
- Inventors: Hsuan-Ting Ho; Liang-Wei Huang; Wei-Chiang Hsu; Wei-Jyun Wang
- Web page: https://patentgrep.com/patent/US12113587B2

## CPC

- H04B 3/23: using a replica of transmitted signal in the time domain, e.g. echo cancellers
- H03M 1/001: {Analogue/digital/analogue conversion}
- H03M 1/0854: {of quantisation noise}
- H04B: TRANSMISSION
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

## Abstract

A digital-to-analog converter circuit generates an analog transmitted signal according to a digital transmitted signal. A first echo canceller circuit generates a first echo cancelling signal according to the digital transmitted signal. A processor circuit generates an analog processed signal according to the analog transmitted signal, the first echo cancelling signal, and a received signal. An analog-to-digital converter circuit generates a digital value according to the analog processed signal and two slicer levels of a plurality of slicer levels. A storage circuit stores a look-up table. The look-up table records an offset value corresponding to the digital value. The storage circuit further outputs a first output signal according to the digital value and the offset value. The offset value is updated according to an error value associated with the first output signal.

## Claims

### Claim 1

An echo cancelling system, comprising:
a digital-to-analog converter circuit configured to generate an analog transmitted signal according to a digital transmitted signal;
a first echo canceller circuit configured to generate a first echo cancelling signal according to the digital transmitted signal;
a processor circuit configured to generate an analog processed signal according to the analog transmitted signal, the first echo cancelling signal, and a received signal;
an analog-to-digital converter circuit configured to generate a digital value according to the analog processed signal and two slicer levels of a plurality of slicer levels; and
a storage circuit configured to store a look-up table, wherein the look-up table records an offset value corresponding to the digital value, wherein the storage circuit is further configured to output a first output signal according to the digital value and the offset value,
wherein the offset value is updated according to an error value associated with the first output signal, the two slicer levels correspond to two shift values respectively, the offset value corresponding to the digital value is updated according to the two shift values corresponding to the two slicer levels to generate an updated offset value, and a sum of the digital value and the updated offset value forms the first output signal.

### Claim 2 (depends on 1)

The echo cancelling system of claim 1, further comprising:
a second echo canceller circuit configured to generate a second echo cancelling signal according to the digital transmitted signal; and
a combination circuit configured to generate a second output signal according to the first output signal and the second echo cancelling signal.

### Claim 3 (depends on 2)

The echo cancelling system of claim 2, wherein the second output signal reflects the received signal and the error value.

### Claim 4 (depends on 2)

The echo cancelling system of claim 2, wherein an initial value of the offset value corresponding to the digital value is 0.

### Claim 5 (depends on 4)

The echo cancelling system of claim 4, wherein the offset value corresponding to the digital value is updated according to a current offset value, an intensity value, and the error value.

### Claim 6 (depends on 1)

The echo cancelling system of claim 1, wherein the updated offset value is substantially equal to a middle value between the two shift values corresponding to the two slicer levels.

### Claim 7 (depends on 2)

The echo cancelling system of claim 2, further comprising:
an updating circuit coupled to the storage circuit and the combination circuit to receive the digital value and the second output signal so as to update the offset value corresponding to the digital value.

### Claim 8 (depends on 2)

The echo cancelling system of claim 2, wherein a plurality of filter coefficients of the second echo canceller circuit are updated according to the second output signal and a least mean square calculation process.

### Claim 9

An echo cancelling method, comprising:
generating, by a digital-to-analog converter circuit, an analog transmitted signal according to a digital transmitted signal;
generating, by a first echo canceller circuit, a first echo cancelling signal according to the digital transmitted signal;
generating, by a processor circuit, an analog processed signal according to the analog transmitted signal, the first echo cancelling signal, and a received signal;
generating, by an analog-to-digital converter circuit, a digital value according to the analog processed signal and two slicer levels of a plurality of slicer levels;
storing, by a storage circuit, a look-up table, and outputting, by the storage circuit, a first output signal according to the digital value and an offset value corresponding to the digital value, wherein the look-up table records the offset value; and
updating the offset value in the look-up table according to an error value associated with the first output signal,
wherein the two slicer levels correspond to two shift values respectively, the offset value corresponding to the digital value is updated according to the two shift values corresponding to the two slicer levels to generate an updated offset value, and a sum of the digital value and the updated offset value forms the first output signal.

### Claim 10 (depends on 9)

The echo cancelling method of claim 9, further comprising:
generating, by a second echo canceller circuit, a second echo cancelling signal according to the digital transmitted signal; and
generating, by a combination circuit, a second output signal according to the first output signal and the second echo cancelling signal.

### Claim 11 (depends on 10)

The echo cancelling method of claim 10, wherein the second output signal reflects the received signal and the error value.

### Claim 12 (depends on 10)

The echo cancelling method of claim 10, wherein an initial value of the offset value corresponding to the digital value is 0.

### Claim 13 (depends on 12)

The echo cancelling method of claim 12, further comprising:
updating the offset value corresponding to the digital value according to a current offset value, an intensity value, and the error value.

### Claim 14 (depends on 9)

The echo cancelling method of claim 9, wherein the updated offset value is substantially equal to a middle value between the two shift values corresponding to the two slicer levels.

### Claim 15 (depends on 10)

The echo cancelling method of claim 10, further comprising:
receiving, by an updating circuit, the digital value and the second output signal so as to update the offset value corresponding to the digital value.

### Claim 16 (depends on 10)

The echo cancelling method of claim 10, further comprising:
updating a plurality of filter coefficients of the second echo canceller circuit according to the second output signal and a least mean square calculation process.