Integrated circuit with sequentially-coupled charge storage and associated techniques
AssigneeQuantum-Si Incorporated
InventorsEric A. G. Webster, Todd Rearick, Thomas Raymond Thurston
Life of this patent
Estimating the term…
Loading patent…
AssigneeQuantum-Si Incorporated
InventorsEric A. G. Webster, Todd Rearick, Thomas Raymond Thurston
Estimating the term…
Described herein are techniques that improve the collection and readout of charge carriers in an integrated circuit. Some aspects of the present disclosure relate to integrated circuits having pixels with a plurality of charge storage regions. Some aspects of the present disclosure relate to integrated circuits configured to substantially simultaneously collect and read out charge carriers, at least in part. Some aspects of the present disclosure relate to integrated circuits having a plurality of pixels configured to transfer charge carriers between charge storage regions within each pixel substantially at the same time. Some aspects of the present disclosure relate to integrated circuits having three or more sequentially coupled charge storage regions. Some aspects of the present disclosure relate to integrated circuits capable of increased charge transfer rates. Some aspects of the present disclosure relate to techniques for manufacturing and operating integrated circuits according to the other techniques described herein.
A method, comprising:
A system, comprising:
A system, comprising:
Dependencies are inferred from the claim text.