Circuits and methods of detecting at least partial breakdown of canary circuits
AssigneeArm Limited
InventorsFernando García Redondo, Pranay Prabhat, Mudit Bhargava, Supreet Jeloka
Life of this patent
Estimating the term…
Loading patent…
AssigneeArm Limited
InventorsFernando García Redondo, Pranay Prabhat, Mudit Bhargava, Supreet Jeloka
Estimating the term…
According to one implementation of the present disclosure, a circuit comprises: a memory array comprising one or more groupings of bitcells, one or more bitlines, and one or more wordlines; and one or more canary circuits coupled to the memory array, wherein each of the canary circuits is configured to predict at least partial breakdown of a corresponding grouping of bitcells in the memory array. According to one implementation of the present disclosure, a method includes: providing an excitation stress on one or more canary circuits corresponding to a grouping of bitcells in a memory array; detecting at least a partial breakdown of the one or more canary circuits; and generating a flag.
A circuit comprising:
A method comprising:
A circuit comprising:
Dependencies are inferred from the claim text.