Methods, circuits, systems and apparatus providing audio sensitivity enhancement in a wireless receiver, power management and other performances
AssigneeTexas Instruments Incorporated
InventorJaiganesh Balakrishnan
Life of this patent
Estimating the term…
Abstract
A wireless receiver includes a down converter module operable to deliver a signal having a signal bandwidth that changes over time, a dynamically controllable filter module having a filter bandwidth and fed by said down converter module, and a measurement module operable to at least approximately measure the signal bandwidth, said dynamically controllable filter module responsive to said measurement module to dynamically adjust the filter bandwidth to more nearly match the signal bandwidth as it changes over time, whereby output from said filter module is noise-reduced. Other wireless receivers, electronic circuits, and processes for their operation are disclosed.
Claims23
An electronic circuit comprising:
- a down-converter configured to down-convert a first signal at a first frequency to a second signal at an intermediate frequency (IF) that is lower than the first frequency;
- and
- a digital processor circuit comprising:
- a de-rotator configured to convert the second signal from the IF to a baseband signal having a baseband frequency that is lower than the IF,
- a channel select filter comprising a first filter stage and a second filter stage, wherein the channel select filter is configured to filter the baseband signal to generate a filtered baseband signal, wherein the digital processor circuit is configured to, in a first mode, enable the second filter stage, and in a second mode, disable the second filter stage, and wherein an audio sensitivity associated with the filtered baseband signal is higher during the second mode than during the first mode.
An electronic circuit comprising:
- a down-converter configured to down-convert a first signal at a first frequency to a second signal at an intermediate frequency (IF) that is lower than the first frequency;
- and
- a digital processor circuit comprising:
- a de-rotator configured to convert the second signal from the IF to a baseband signal having a baseband frequency that is lower than the IF, and
- a channel select filter comprising a first filter stage and a second filter stage, wherein the channel select filter is configured to filter the baseband signal to generate a filtered baseband signal, and wherein the digital processor circuit is configured to, in a first mode, enable the second filter stage, and in a second mode, disable the second filter stage, wherein the digital processor circuit further comprises an audio deviation estimator configured to provide an audio deviation estimate based on an output of a stereo decoder, wherein the audio deviation estimator is configured to be enabled in the second mode, and disabled in the first mode.
An electronic circuit comprising:
- a down-converter configured to down-convert a first signal at a first frequency to a second signal at an intermediate frequency (IF) that is lower than the first frequency;
- and
- a digital processor circuit comprising:
- a de-rotator configured to convert the second signal from the IF to a
- baseband signal having a baseband frequency that is lower than the IF, a channel select filter comprising a first filter stage and a second filter stage,
- wherein the channel select filter is configured to filter the baseband signal to generate a filtered baseband signal, and wherein the digital processor circuit is configured to, in a first mode, enable the second filter stage, and in a second mode, disable the second filter stage, and
- a demodulator, wherein, in the second mode, the demodulator is configured to demodulate a signal provided by the second filter stage when a control signal has a first state, and demodulate a signal provided by a third stage of the channel select filter during when the control signal has a second state different from the first state.
An electronic circuit comprising:
- a down-converter configured to down-convert a first signal at a first frequency to a second signal at an intermediate frequency (IF) that is lower than the first frequency;
- and
- a digital processor circuit comprising:
- a de-rotator configured to convert the second signal from the IF to a baseband signal having a baseband frequency that is lower than the IF,
- a channel select filter comprising a first filter stage and a second filter stage, wherein the channel select filter is configured to filter the baseband signal to generate a filtered baseband signal, and wherein the digital processor circuit is configured to, in a first mode, enable the second filter stage, and in a second mode, disable the second filter stage, wherein the digital processor circuit is configured to:
- provide a signal quality indicator and an image quality indicator in the first mode;
- and
- use the signal quality indicator to estimate signal levels for different bandwidths of the channel select filter during the second mode.
An electronic circuit comprising:
- a down-converter configured to down-convert a first signal at a first frequency to a second signal at an intermediate frequency (IF) that is lower than the first frequency;
- and
- a digital processor circuit comprising:
- a de-rotator configured to convert the second signal from the IF to a baseband signal having a baseband frequency that is lower than the IF,
- a channel select filter comprising a first filter stage and a second filter stage, wherein the channel select filter is configured to filter the baseband signal to generate a filtered baseband signal, and wherein the digital processor circuit is configured to, in a first mode, enable the second filter stage, and in a second mode, disable the second filter stage, wherein the digital processor circuit is configured to periodically enable and disable the second filter stage during the second mode, and wherein, when the second filter stage is enabled, an image quality indicator module is configured to provide an image quality indicator based on an output of the second filter stage.
Dependencies are inferred from the claim text.