Deterioration checking apparatus and deterioration checking
AssigneesKabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage Corporation
InventorHideaki Majima
Life of this patent
Estimating the term…
Loading patent…
AssigneesKabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage Corporation
InventorHideaki Majima
Estimating the term…
According to one embodiment, a deterioration checking apparatus includes an inductor that is connected in series to a main current path of a MOS transistor to be checked, and forms a closed loop together with the MOS transistor when the MOS transistor is in an ON-state, a control circuit that controls ON/OFF of the MOS transistor, a current sensor that detects a current released from the inductor, and a calculation circuit that calculates an ON-resistance of the MOS transistor from an attenuation characteristic of a current released from the inductor when the MOS transistor is in an ON-state, and calculates a threshold voltage of the MOS transistor from an attenuation characteristic of a current released from the inductor when the MOS transistor is in an OFF-state. Therefore, it is possible to easily check a deterioration state of the MOS transistor.
A deterioration checking apparatus for a MOS transistor, the apparatus comprising:
A deterioration checking method for a MOS transistor, the method comprising:
Dependencies are inferred from the claim text.