Introduction and detection of erroneous stop condition in a single UART
AssigneeMicrochip Technology Incorporated
InventorsAvinash Halageri, Sathya Narayanan
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrochip Technology Incorporated
InventorsAvinash Halageri, Sathya Narayanan
Estimating the term…
A universal asynchronous receiver/transmitter includes a transmission register to include information to be transmitted, a receive register to include information received, a frame error checking circuit to evaluate contents of the receive register for a frame error, and control logic. The control logic is to route the contents of the transmission register to the receive register. The control logic is to, during transmission of the contents of the transmission register through the reprogrammable pin to the receive register, modify a bit inversion register to yield modified contents to be provided to the receive register. The modified contents are to cause a frame error. The control logic is to determine whether the frame error checking circuit detected the frame error.
An apparatus, comprising:
A method, comprising, in a universal asynchronous receiver/transmitter (UART), the UART:
A microcontroller, comprising:
Dependencies are inferred from the claim text.