Read only memory
AssigneesSTMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SAS
InventorsAbderrezak Marzaki, Mathieu Lisart, Benoit Froment
Life of this patent
Estimating the term…
Loading patent…
AssigneesSTMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SAS
InventorsAbderrezak Marzaki, Mathieu Lisart, Benoit Froment
Estimating the term…
The present description concerns a ROM including at least one first rewritable memory cell. In an embodiment, a method of manufacturing a read-only memory (ROM) comprising a plurality of memory cells is proposed. Each of the plurality of memory cells includes a rewritable first transistor and a rewritable second transistor. An insulated gate of the rewritable first transistor is connected to an insulated gate of the rewritable second transistor. The method includes successively depositing, on a semiconductor structure, a first insulating layer and a first gate layer, wherein the first insulating layer is arranged between the semiconductor structure and the first gate layer, wherein the rewritable second transistor further includes a well-formed between an associated first insulating layer and the semiconductor structure, and wherein the rewritable first insulating layer is in direct contact with the semiconductor structure; and successively depositing a second insulating layer and a second gate layer.
A read-only memory (ROM), comprising:
A read-only memory (ROM), comprising:
A method of manufacturing a read-only memory (ROM) comprising a plurality of memory cells, each of the plurality of memory cells comprising a rewritable first transistor and a rewritable second transistor, an insulated gate of the rewritable first transistor connected to an insulated gate of the rewritable second transistor, the method comprising:
Dependencies are inferred from the claim text.