# US 12,015,340 B2 · DC-DC conversion

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,015,340 B2
- Document ID: US12015340B2
- Status: Granted
- Kind: B2
- Application number: 17/797,461
- Filed: 2021-02-04
- Published: 2023-03-16
- Granted: 2024-06-18
- Earliest claimed: 2020-02-10
- Assignees: Pulsiv Limited
- Applicants: Pulsiv Limited
- Inventors: Mohammed Ahmed
- Web page: https://patentgrep.com/patent/US12015340B2

## CPC

- H02M 3/08: using discharge tubes without control electrode or semiconductor devices without control electrode
- H02M 3/1584: {with a plurality of power processing stages connected in parallel}
- H02M 3/1586: {switched with a phase shift, i.e. interleaved}
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)

## Abstract

A DC-DC conversion scheme is described and includes a main inductor connected in series with a first circuit leg and a second circuit leg, the first and second circuit legs being arranged in parallel with one another. Each circuit leg includes a first inductor, a second inductor and a third inductor arranged in series with a primary switch, a first switched ground connection being connected to a location between the first and second inductors, and a second switched ground connection being connected to a location between the second and third inductors. The first, second and third inductors of the first and second legs are wound upon a common core.

## Claims

### Claim 1

A DC-DC conversion scheme comprising a main inductor connected in series with a first circuit leg and a second circuit leg, the first and second circuit legs being arranged in parallel with one another, wherein each circuit leg comprises a first inductor, a second inductor and a third inductor arranged in series with a primary switch, a first switched ground connection being connected to a location between the first and second inductors, and a second switched ground connection being connected to a location between the second and third inductors, the first, second and third inductors of the first and second legs being wound upon a common core.

### Claim 2 (depends on 1)

The scheme according to claim 1, wherein each primary switch takes the form of a diode.

### Claim 3 (depends on 1)

The scheme according to claim 1, wherein each of the first, second and third inductors is of a small inductance.

### Claim 4 (depends on 3)

The scheme according to claim 3, wherein the inductance of each of the first, second and third inductors is less than 50 μH.

### Claim 5 (depends on 3)

The scheme according to claim 3, wherein the inductance of each of the first, second and third inductors is less than 40 μH.

### Claim 6 (depends on 3)

The scheme according to claim 3, wherein the inductance of each of the first, second and third inductors is less than 25 μH.

### Claim 7 (depends on 1)

The scheme according to claim 1, wherein, in use, a selected one of the ground connections of each circuit leg is cycled between its open and closed positions at a high frequency.

### Claim 8 (depends on 7)

The scheme according to claim 7, wherein the high frequency is in the region of 100-1000 kHz.

### Claim 9 (depends on 1)

The scheme according to claim 1, wherein each leg further includes at least one additional inductor and at least one appropriately positioned additional switched ground connection.

### Claim 10 (depends on 1)

The scheme according to claim 1, wherein each primary switch takes the form of a diode and each of the first, second and third inductors is of a small inductance.

### Claim 11 (depends on 10)

The scheme according to claim 10, wherein the inductance of each of the first, second and third inductors is less than 50 μH.

### Claim 12 (depends on 10)

The scheme according to claim 10, wherein the inductance of each of the first, second and third inductors is less than 40 μH.

### Claim 13 (depends on 10)

The scheme according to claim 10, wherein the inductance of each of the first, second and third inductors is less than 25 μH.