# US 12,009,298 B2 · Fabric die to fabric die interconnect for modularized integrated circuit devices

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,009,298 B2
- Document ID: US12009298B2
- Status: Granted
- Kind: B2
- Application number: 18/137,405
- Filed: 2023-04-20
- Published: 2023-11-23
- Granted: 2024-06-11
- Earliest claimed: 2019-06-28
- Assignees: Intel Corporation
- Applicants: Intel Corporation
- Inventors: Chee Hak Teh; Chee Seng Leong; Lai Guan Tang; Han Wooi Lim; Hee Kong Phoon
- Web page: https://patentgrep.com/patent/US12009298B2

## CPC

- H10W 20/43: Layouts of interconnections
- H03K 19/17704: the logic functions being realised by the interconnection of rows and columns
- H10W 20/435: {Cross-sectional shapes or dispositions of interconnections}
- H10W 70/611: {for connecting multiple chips together}
- H10W 70/641: {Adaptable interconnections, e.g. fuses or antifuses}
- H10W 90/701: {characterised by the relative positions of pads or connectors relative to package parts}
- H10W 70/63: Vias, e.g. via plugs
- H10W 90/401: {characterised by multiple insulating or insulated package substrates, interposers or RDLs}
- H10W 90/724: {between a chip and a stacked insulating package substrate, interposer or RDL}
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)

## Abstract

The presently disclosed programmable fabric die includes a direct fabric die-to-fabric die interconnect interface column disposed in a sector of programmable logic fabric. Each row of the interconnect interface column includes at least one interconnect interface that is electrically coupled to a microbump. The microbump is configured to be electrically coupled to another microbump of another interconnect interface of another fabric die through an interposer. The fabric die may include multiple interconnect interface columns that each extend deep into the sector, enabling low latency connections between the fabric dies and reducing routing congestion. In some embodiments, the fabric die may include interconnect interfaces that are instead distributed throughout logic blocks of the sector.

## Claims

### Claim 1

A device comprising:
a first die comprising:
a first plurality of sectors, wherein a first sector of the first plurality of sectors comprises:
a first row of logic blocks;
a first inter-die interconnect interface disposed in the first row of logic blocks; and
a first microbump electrically coupled to the first inter-die interconnect interface;
a second die comprising:
a second plurality of sectors, wherein a second sector of the second plurality of sectors comprises:
a second row of logic blocks; and
a second inter-die interconnect interface disposed in the second row of logic blocks; and
a second microbump electrically coupled to the second inter-die interconnect interface, wherein the first microbump and the second microbumps are electrically coupled together, and the first inter-die interconnect interface and the second inter-die interconnect interface are configured to enable communication between the first die and the second die via the first microbump and the second microbump.

### Claim 2 (depends on 1)

The device of claim 1, wherein the first row of logic blocks is disposed on a shoreline of the first die, and is parallel to the shoreline of the first die.

### Claim 3 (depends on 1)

The device of claim 1, wherein the first sector comprises a third row of logic blocks disposed on a shoreline of the first die and parallel to the shoreline of the first die, wherein the first row of logic blocks is adjacent to the third row of logic blocks and disposed parallel to the shoreline of the first die.

### Claim 4 (depends on 1)

The device of claim 1, comprising a plurality of horizontal input/output interfaces and a plurality of vertical input/output interfaces, wherein the plurality of horizontal input/output interfaces and the plurality of vertical input/output interface are configured to enable the first die to communicate with the second die.

### Claim 5 (depends on 1)

The device of claim 1, comprising an interposer, wherein the first die and the second die are disposed in the interposer.

### Claim 6 (depends on 5)

The device of claim 5, wherein the first microbump and the second microbump are electrically coupled together via a wire-to-wire connection disposed on the interposer.

### Claim 7

A die comprising:
a shoreline; and
a plurality of sectors, wherein a sector of the plurality of sectors comprises:
a set of logic blocks separate from the shoreline of the die; and
an inter-die interconnect interface disposed in the set of logic blocks, wherein the inter-die interconnect interface is configured to communicatively couple the die to a second die.

### Claim 8 (depends on 7)

The die of claim 7, wherein the set of logic blocks comprises logic array blocks, memory logic array blocks, logic element input multiplexer blocks, configurable random-access memory, or a combination thereof.

### Claim 9 (depends on 7)

The die of claim 7, wherein the inter-die interconnect interface is configured to electrically couple to a plurality of microbumps disposed on a side of the die.

### Claim 10 (depends on 9)

The die of claim 9, wherein the plurality of microbumps are configured to facilitate bidirectional or unidirectional communication.

### Claim 11 (depends on 9)

The die of claim 9, wherein the plurality of microbumps are configured to communicatively couple to an additional plurality of microbumps of the second die, and the additional plurality of microbumps is configured to communicatively couple to an additional inter-die interconnect interface of the second die.

### Claim 12 (depends on 11)

The die of claim 11, wherein the plurality of microbumps and the additional plurality of microbumps are configured to communicatively couple via a wire-to-wire connection disposed in a silicon interposer.

### Claim 13 (depends on 7)

The die of claim 7, wherein the sector of the plurality of sectors comprises a plurality of sets of logic blocks comprising the set of logic blocks, wherein at least some sets of logic blocks of the plurality of sets of logic blocks comprise a plurality of logic array blocks, wherein at least some logic array blocks of the plurality of logic array blocks comprise a respective inter-die interconnect interface.

### Claim 14 (depends on 7)

The die of claim 7, wherein the sector comprises a second set of logic blocks disposed on the shoreline of the die, wherein the set of logic blocks is disposed adjacent to the second set of logic blocks but further away from the shoreline than the second set of logic blocks.

### Claim 15

An integrated circuit system comprising:
a first die comprising a first sector comprising a first plurality of interconnect interfaces configured to electrically couple to a first plurality of microbumps disposed on a side of the first die;
a second die comprising a second sector comprising a second plurality of interconnect interfaces configured to electrically couple to a second plurality of microbumps disposed on a side of the second die; and
a silicon interposer configured to electrically couple to the first plurality of microbumps and the second plurality of microbumps.

### Claim 16 (depends on 15)

The integrated circuit system of claim 15, wherein the first sector comprises a first row of logic blocks, wherein the first row of logic blocks comprises the first plurality of interconnect interfaces.

### Claim 17 (depends on 16)

The integrated circuit system of claim 16, wherein the first row of logic blocks is disposed on a shoreline of the first die.

### Claim 18 (depends on 16)

The integrated circuit system of claim 16, wherein the first row of logic blocks is disposed apart from a shoreline of the first die.

### Claim 19 (depends on 15)

The integrated circuit system of claim 15, comprising a first plurality of input/output interfaces and a second plurality of input/output interfaces.

### Claim 20 (depends on 19)

The integrated circuit system of claim 19, wherein the first plurality of input/output interfaces, the second plurality of input/output interfaces, or both, comprise a plurality of vertical input/output interfaces and a plurality of horizontal input/output interfaces.