# US 12,003,192 B2 · Converter and method for suppressing loop interference of converter

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,003,192 B2
- Document ID: US12003192B2
- Status: Granted
- Kind: B2
- Application number: 17/684,382
- Filed: 2022-03-01
- Published: 2022-09-29
- Granted: 2024-06-04
- Earliest claimed: 2021-03-26
- Assignees: Delta Electronics (Shanghai) Co., Ltd.
- Applicants: Delta Electronics (Shanghai) Co., Ltd.
- Inventors: Lifeng Qiao; Yong Zeng; Teng Liu; Weibo Qin
- Web page: https://patentgrep.com/patent/US12003192B2

## CPC

- H02M 1/44: Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
- H02M 7/487: Neutral point clamped inverters
- H02M 1/088: for the simultaneous control of series or parallel connected semiconductor devices
- H02M 7/537: using semiconductor devices only, e.g. single switched pulse inverters
- H02M 7/53871: {with automatic control of output voltage or current}
- H03K 17/127: {in composite switches}
- H03K 17/28: Modifications for introducing a time delay before switching (modifications to provide a choice of time-intervals for executing more than one switching action H03K17/296)
- H03K 17/60: the devices being bipolar transistors (bipolar transistors having four or more electrodes H03K17/72)
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)

## Abstract

The invention provides a converter and a method for suppressing loop interference of converter. The converter includes first and second switching sets connected to each other. Each switching set includes a plurality of switching devices. The plurality of second switching devices are configured to be turned on for a first time after the turn-off time of the plurality of first switching devices, such that each of the plurality of second switching devices provides a path for current within the first time to reduce a potential difference between the first end of at least one of the plurality of second switching devices and the first end of the remaining of the plurality of second switching devices.

## Claims

### Claim 1

A converter, comprising:
a first switching set, comprising a plurality of first switching devices, wherein first ends of the plurality of first switching devices are electrically connected to each other, and second ends of the plurality of first switching devices are electrically connected to each other; and
a second switching set electrically connected to the first switching set, wherein the second switching set comprises a plurality of second switching devices, and first ends of the plurality of second switching devices are electrically connected to each other, and second ends of the plurality of second switching devices are electrically connected to each other, wherein parasitic inductances are between the first ends of the plurality of second switching devices;
wherein the plurality of second switching devices are turned on for a first time after a turn-off time of the plurality of first switching devices, such that each of the plurality of second switching devices provides a current loop within the first time to reduce an electrical potential difference between the first end of at least one of the plurality of second switching devices and the first end of the remaining of the plurality of second switching devices,
wherein the plurality of first switching devices are switched from off-state to on-state simultaneously at substantially the same point in time and switched from on-state to off-state simultaneously at substantially the same point in time, and the plurality of second switching devices are switched from off-state to on-state simultaneously at substantially the same point in time and switched from on-state to off-state simultaneously at substantially the same point in time,
wherein the converter is a neutral point clamped (NPC) converter, and the neutral point clamped converter comprises the first switching set, the second switching set, a third switching set, a fourth switching set, a fifth switching set and a sixth switching set,
wherein the first switching set, the third switching set, the fourth switching set and the fifth switching set are sequentially connected in series, and a first end of the second switching set is electrically connected to a junction node of the first switching set and the third switching set, and a second end of the second switching set is electrically connected to a first end of the sixth switching set, and a second end of the sixth switching set is electrically connected to a junction node of the fourth switching set and the fifth switching set, and
wherein the first time is a period of time starting from a turn-off time of the third switching set.

### Claim 2 (depends on 1)

The converter according to claim 1, wherein the electrical potential difference is zero.

### Claim 3 (depends on 1)

The converter according to claim 1, wherein each of the plurality of second switching devices comprises a first switch and a second switch electrically connected in parallel.

### Claim 4 (depends on 3)

The converter according to claim 3, wherein one of the first switch and the second switch is an electronic switch, and the other of the first switch and the second switch is a semiconductor switch.

### Claim 5 (depends on 3)

The converter according to claim 3, wherein one of the first switch and the second switch is a semiconductor switch, and the other of the first switch and the second switch is a diode, wherein a first end of the semiconductor switch is electrically connected to a cathode of the diode, and a second end of the semiconductor switch is electrically connected to an anode of the diode.

### Claim 6 (depends on 1)

The converter according to claim 1, wherein a direction of a current flowing through the at least one of the plurality of second switching devices is opposite to a direction of a current flowing through the remaining of the plurality of second switching devices.

### Claim 7 (depends on 1)

The converter according to claim 1, wherein a current value of a current flowing through the at least one of the plurality of second switching devices is different from a current value of a current flowing through the remaining of the plurality of second switching devices.

### Claim 8 (depends on 1)

The converter according to claim 1, further comprising a central drive module coupled to the plurality of first switching devices, respectively, wherein the central drive module is configured to drive the plurality of first switching devices.

### Claim 9

A method for suppressing loop interference of a converter, comprising:
controlling the converter, wherein the converter comprises a first switching set and a second switching set electrically connected to each other, and the first switching set comprises a plurality of first switching devices, and first ends of the plurality of first switching devices are electrically connected to each other, and second ends of the plurality of first switching devices are electrically connected to each other, and the second switching set comprises a plurality of second switching devices, and first ends of the plurality of second switching devices are electrically connected to each other, and second ends of the plurality of second switching devices are electrically connected to each other, wherein parasitic inductances are between the first ends of the plurality of second switching devices;
configuring the plurality of second switching devices to turn on for a first time after a turn-off time of the plurality of first switching devices, such that each of the plurality of second switching devices provides a current loop within the first time to reduce an electrical potential difference between the first end of the at least one of the plurality of second switching devices and the first end of the remaining of the plurality of second switching devices, wherein the plurality of first switching devices are switched from off-state to on-state simultaneously at substantially the same point in time and switched from on-state to off-state simultaneously at substantially the same point in time, and the plurality of second switching devices are switched from off-state to on-state simultaneously at substantially the same point in time and switched from on-state to off-state simultaneously at substantially the same point in time,
wherein the converter is a neutral point clamped (NPC) converter, and the neutral point clamped converter comprises the first switching set, the second switching set, a third switching set, a fourth switching set, a fifth switching set and a sixth switching set,
wherein the first switching set, the third switching set, the fourth switching set and the fifth switching set are sequentially connected in series, and a first end of the second switching set is electrically connected to a junction node of the first switching set and the third switching set, and a second end of the second switching set is electrically connected to a first end of the sixth switching set, and a second end of the sixth switching set is electrically connected to a junction node of the fourth switching set and the fifth switching set, and
wherein the first time is a period of time starting from a turn-off time of the third switching set.

### Claim 10 (depends on 9)

The method according to claim 9, wherein the electrical potential difference is zero.

### Claim 11 (depends on 9)

The method according to claim 9, wherein each of the plurality of second switching devices comprises a first switch and a second switch electrically connected in parallel.

### Claim 12 (depends on 11)

The method according to claim 11, wherein one of the first switch and the second switch is an electronic switch, and the other of the first switch and the second switch is a semiconductor switch.

### Claim 13 (depends on 11)

The method according to claim 11, wherein one of the first switch and the second switch is a semiconductor switch, and the other of the first switch and the second switch is a diode, wherein a first end of the semiconductor switch is electrically connected to a cathode of the diode, and a second end of the semiconductor switch is electrically connected to an anode of the diode.

### Claim 14 (depends on 9)

The method according to claim 9, wherein a direction of a current flowing through the at least one of the plurality of second switching devices is opposite to a direction of a current flowing through the remaining of the plurality of second switching devices.

### Claim 15 (depends on 9)

The method according to claim 9, wherein a current value of a current flowing through the at least one of the plurality of second switching devices is different from a current value of a current flowing through the remaining of the plurality of second switching devices.

### Claim 16 (depends on 9)

The method according to claim 9, wherein the converter further comprises a central drive module coupled to the plurality of first switching devices, respectively, and the central drive module is configured to drive the plurality of first switching devices.