# US 12,003,178 B2 · Adaptive minimum duty cycle design to extend operational voltage range for DCDC converters

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,003,178 B2
- Document ID: US12003178B2
- Status: Granted
- Kind: B2
- Application number: 17/525,592
- Filed: 2021-11-12
- Published: 2023-05-18
- Granted: 2024-06-04
- Earliest claimed: 2021-11-12
- Assignees: Diodes Incorporated
- Applicants: Diodes Incorporated
- Inventors: Wenliang Chen; Jiansong Chen
- Web page: https://patentgrep.com/patent/US12003178B2

## CPC

- H02M 3/155: using semiconductor devices only
- H02M 3/1582: {Buck-boost converters (H02M3/1584 takes precedence)}
- H02M 1/0003: {Details of control, feedback or regulation circuits}
- H02M 3/07: using capacitors charged and discharged alternately by semiconductor devices with control electrode {, e.g. charge pumps}
- H02M 3/156: with automatic control of output voltage or current, e.g. switching regulators
- H03K 3/017: Adjustment of width or dutycycle of pulses (pulse width modulation H03K7/08 {; to maintain energy constant H03K3/015})
- Y02B 70/10: Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- Y02B: CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS

## Abstract

A method for a switched mode power supply (SMPS) includes providing an error voltage signal based on a difference between a sampled output voltage of the SMPS and a target voltage, and generating a clock signal characterized by an oscillating frequency; generating a switching control signal based on the error voltage signal and the clock signal using pulse-width modulation (PWM). The method further includes varying the oscillating frequency of the clock signal according to the error voltage signal in a current generating circuit, and applying the switching control signal to control the power switches of the SMPS.

## Claims

### Claim 1

A switched mode power supply (SMPS), comprising:
an input node for coupling to an input voltage;
an output node for providing an output voltage;
a first switch coupled between the input node and a switching node;
a second switch coupled between the switching node and ground node;
an inductor coupled between the switching node and the output node for providing an inductor current to the output node under control of the first and second switches in response to a switching control signal;
an error amplifier configured to compare a sampled output voltage with a first reference voltage to provide an error voltage signal;
an oscillator circuit for providing a clock signal, wherein the oscillator circuit comprises:
a capacitor;
a first constant current source;
a current mirror coupled to the first constant current source to provide a first current for charging the capacitor;
a comparator for comparing a voltage on the capacitor with a second reference voltage for discharging the capacitor; and
an inverter coupled to an output of the comparator to provide the clock signal;
an adaptive minimum duty-cycle circuit configured to receive the error voltage signal and to generate a current signal to vary an oscillating frequency of the clock signal in response to the error voltage signal; and
a pulse-width modulation (PWM) circuit configured to receive the error voltage signal and the clock signal and to provide the switching control signal to control the first and second switches.

### Claim 2 (depends on 1)

The switched mode power supply of claim 1, wherein the adaptive minimum duty-cycle circuit comprises:
a first PMOS transistor (P-type metal-oxide-silicon transistor) with a gate node coupled to the error voltage signal;
a first NMOS transistor (N-type metal-oxide-silicon transistor) with a gate node coupled to a third reference voltage;
a first resistor; and
a second current mirror having:
a first branch coupled to the first NMOS transistor, the first resistor, and the first PMOS transistor connected in series; and
a second branch providing a second current to the oscillator circuit.

### Claim 3 (depends on 2)

The switched mode power supply of claim 2, wherein the adaptive minimum duty-cycle circuit further comprises an adaptive minimum duty-cycle enabling circuit configured to determine whether a minimum on-time condition is reached and, if so, provides an adaptive minimum duty-cycle enabling signal that causes the second current to be coupled to the oscillator circuit.

### Claim 4 (depends on 3)

The switched mode power supply of claim 3, wherein the adaptive minimum duty-cycle enabling circuit is further configured to determine that following conditions are met before providing the adaptive minimum duty-cycle enabling signal:
soft-start completed;
output voltage power good; and
continuous conduction mode (CCM) or forced PWM mode.

### Claim 5 (depends on 4)

The switched mode power supply of claim 4, wherein the adaptive minimum duty-cycle circuit further comprises a second current source (IPTAT); and
wherein the adaptive minimum duty-cycle enabling signal further causes the second current source (IPTAT) to be coupled to the oscillator circuit and causes the first constant current source to be decoupled from the oscillator circuit.

### Claim 6 (depends on 4)

The switched mode power supply of claim 4, wherein the PWM circuit comprises:
a second comparator configured to compare the error voltage signal and a saw-tooth signal and provide an output signal;
a latch configured to receive the output signal from the second comparator and provide the switching control signal using pulse-width modulation (PWM) to control the first and second switches; and
a current sense circuit including an amplifier, a transistor, and a resistor, the current sense circuit being configured to provide a signal.

### Claim 7 (depends on 1)

The switched mode power supply of claim 1, wherein the switched mode power supply is configured as a buck converter.

### Claim 8

A controller for a switched mode power supply (SMPS), comprising:
an error amplifier configured to compare a sampled output voltage of the SMPS with a first reference voltage to generate an error voltage signal;
an oscillator circuit configured to provide a clock signal, wherein the oscillator circuit comprises:
a capacitor;
a first constant current source;
a current mirror coupled to the first constant current source to provide a first current for charging the capacitor;
a comparator for comparing a voltage on the capacitor with a second reference voltage for discharging the capacitor; and
an inverter coupled to an output of the comparator to provide the clock signal;
an adaptive minimum duty-cycle circuit configured to receive the error voltage signal and to generate a current signal to vary an oscillating frequency of the clock signal in response to the error voltage signal; and
a PWM switching control circuit configured to receive the error voltage signal and the clock signal and to provide a PWM switching control signal for controlling a first power switch and a second power switch of the SMPS.

### Claim 9 (depends on 8)

The controller of claim 8, wherein the adaptive minimum duty-cycle circuit comprises:
a first PMOS transistor (P-type metal-oxide-silicon transistor) with a gate node coupled to the error voltage signal;
a first NMOS transistor (N-type metal-oxide-silicon transistor) with a gate node coupled to a third reference voltage;
a first resistor; and
a second current mirror having:
a first branch coupled to the first NMOS transistor, the first resistor, and the first PMOS transistor connected in series; and
a second branch providing a second current to the oscillator circuit.

### Claim 10 (depends on 9)

The controller of claim 9, wherein the adaptive minimum duty-cycle circuit further comprises an adaptive minimum duty-cycle enabling circuit configured to determine whether a minimum on-time condition is reached and, if so, provide an adaptive minimum duty-cycle enabling signal that causes the second current to be coupled to the oscillator circuit.

### Claim 11 (depends on 10)

The controller of claim 10, wherein the adaptive minimum duty-cycle circuit further comprises a second current source (IPTAT); and
wherein the adaptive minimum duty-cycle enabling signal further causes the second current source (IPTAT) to be coupled to the oscillator circuit and causes the first constant current source to be decoupled from the oscillator circuit.

### Claim 12

A method for a switched mode power supply (SMPS), comprising:
providing an error voltage signal based on a difference between a sampled output voltage of the SMPS and a target voltage;
generating a clock signal characterized by an oscillating frequency, wherein generating the clock signal comprises:
using a first current from a first constant current source to charge a capacitor; and
using a comparator for comparing a voltage on the capacitor with a second reference voltage to determine a condition for discharging the capacitor;
generating a switching control signal based on the error voltage signal and the clock signal using pulse-width modulation (PWM);
varying the oscillating frequency of the clock signal according to the error voltage signal; and
applying the switching control signal to control a first power switch and a second power switch of the SMPS.

### Claim 13 (depends on 12)

The method of claim 12, wherein varying the oscillating frequency comprises:
generating a second current using the error voltage signal as an input; and
using the second current to vary a charging current of the capacitor.

### Claim 14 (depends on 13)

The method of claim 13, further comprising using an adaptive minimum duty-cycle circuit that includes:
a first PMOS transistor (P-type metal-oxide-silicon transistor) with a gate node coupled to the error voltage signal;
a first NMOS transistor (N-type metal-oxide-silicon transistor) with a gate node coupled to a third reference voltage;
a first resistor; and
a current mirror having:
a first branch coupled to the first NMOS transistor, the first resistor, and the first PMOS transistor connected in series; and
a second branch providing a second current to an oscillator circuit.

### Claim 15 (depends on 14)

The method of claim 14, further comprising determining whether a minimum on-time condition is reached and, if so, providing an adaptive minimum duty-cycle enabling signal that causes the second current to be coupled to the oscillator circuit.

### Claim 16 (depends on 15)

The method of claim 15, where determining whether the minimum on-time condition is reached comprises comparing a divided input voltage with a threshold voltage.

### Claim 17 (depends on 15)

The method of claim 15, where determining whether the minimum on-time condition is reached comprises comparing a measured on-time with a preset minimum on-time.