# US 12,002,535 B2 · Semiconductor device comprising memory cell array and arithmetic circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,002,535 B2
- Document ID: US12002535B2
- Status: Granted
- Kind: B2
- Application number: 17/640,452
- Filed: 2020-09-08
- Published: 2022-10-27
- Granted: 2024-06-04
- Earliest claimed: 2019-09-20
- Assignees: Semiconductor Energy Laboratory Co., Ltd.
- Applicants: Semiconductor Energy Laboratory Co., Ltd.
- Inventors: Takeshi Aoki; Munehiro Kozuma; Masashi Fujita; Takahiko Ishizu
- Web page: https://patentgrep.com/patent/US12002535B2

## CPC

- G11C 7/065: {Differential amplifiers of latching type}
- G11C 16/08: Address circuits; Decoders; Word-line control circuits
- G11C 7/08: Control thereof
- G11C 11/4091: Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
- G11C 11/54: using elements simulating biological cells, e.g. neuron
- G11C 16/24: Bit-line control circuits
- G11C 16/10: Programming or data input circuits
- G11C 16/26: Sensing or reading circuits; Data output circuits
- H10B 12/00: Dynamic random access memory [DRAM] devices
- Y02D 10/00: Energy efficient computing, e.g. low power processors, power management or thermal management
- G11C: STATIC STORES (semiconductor memory devices H10B)
- H10B: ELECTRONIC MEMORY DEVICES
- Y02D: CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE

## Abstract

A semiconductor device in which energy required for data transfer between an arithmetic device and a memory is reduced is provided. The semiconductor device includes a peripheral circuit and a memory cell array. The peripheral circuit has a function of a driver circuit and a control circuit for the memory cell array, and an arithmetic function. The peripheral circuit includes a sense amplifier circuit and an arithmetic circuit, and the memory cell array includes a memory cell and a bit line. The sense amplifier circuit has a function of determining whether the bit line is at a high level or a low level, and outputs the result to the arithmetic circuit. The arithmetic circuit has a function of performing a product-sum operation, the result of which is output from the semiconductor device.

## Claims

### Claim 1

A semiconductor device comprising:
a memory cell array;
a sense amplifier circuit; and
an arithmetic circuit,
wherein the memory cell array comprises m×n memory cells and at least n wirings,
wherein m and n are each an integer of 2 or more,
wherein the m×n memory cells are arranged in a matrix,
wherein the sense amplifier circuit comprises at least n first circuits,
wherein each of the n wirings is electrically connected to m of the memory cells,
wherein the n wirings are electrically connected to the n first circuits,
wherein the arithmetic circuit comprises s second circuits,
wherein s is an integer of 1 or more and n or less,
wherein the second circuit is electrically connected to t of the first circuits,
wherein t is an integer of 1 or more and s×t is an integer of n or less,
wherein the second circuit performs an arithmetic operation using a signal of a weight coefficient output from the first circuit, and
wherein the s second circuits perform parallel arithmetic operations.

### Claim 2

A semiconductor device comprising:
a memory cell array;
a sense amplifier circuit; and
an arithmetic circuit,
wherein a first signal is input to the semiconductor device,
wherein the memory cell array comprises m×n memory cells and at least n wirings,
wherein m and n are each an integer of 2 or more,
wherein the m×n memory cells are arranged in a matrix,
wherein the sense amplifier circuit comprises at least n first circuits,
wherein each of the n wirings is electrically connected to m of the memory cells,
wherein the n wirings are electrically connected to the n first circuits,
wherein the arithmetic circuit comprises s second circuits,
wherein s is an integer of 1 or more and n or less,
wherein the second circuit is electrically connected to t of the first circuits,
wherein t is an integer of 1 or more and s×t is an integer of n or less,
wherein a second signal of a weight coefficient is input from the first circuit to each of the second circuits,
wherein the second circuit performs an arithmetic operation using the first signal and the second signal, and
wherein the s second circuits perform parallel arithmetic operations.

### Claim 3 (depends on 1)

The semiconductor device according to claim 1,
wherein the memory cell comprises a transistor, and
wherein the transistor comprises a metal oxide in a channel formation region.

### Claim 4 (depends on 1)

The semiconductor device according to claim 1,
wherein the first circuit and the second circuit each comprise a transistor formed on a semiconductor substrate,
wherein the memory cell comprises a transistor formed in an element layer, and the element layer is stacked over the semiconductor substrate.

### Claim 5 (depends on 4)

The semiconductor device according to claim 4, wherein the transistor of the memory cell comprises a metal oxide in a channel formation region.

### Claim 6

A semiconductor device comprising:
a memory cell array;
a sense amplifier circuit,
a multiplexer circuit, and
an arithmetic circuit,
wherein the memory cell array comprises m×n memory cells and at least n wirings,
wherein m and n are each an integer of 2 or more,
wherein the m×n memory cells are arranged in a matrix,
wherein the sense amplifier circuit comprises at least n first circuits,
wherein each of the n wirings is electrically connected to m of the memory cells,
wherein the n wirings are electrically connected to the n first circuits,
wherein the multiplexer circuit has a function of selecting s wirings from the n wirings and electrically connecting the first circuits electrically connected to the s wirings and the arithmetic circuit,
wherein s is an integer of 1 or more and n or less,
wherein the arithmetic circuit comprises t second circuits,
wherein t is an integer of 1 or more and s or less,
wherein the second circuit is electrically connected to u of the first circuits,
wherein u is an integer of 1 or more and t×u is an integer of s or less,
wherein the second circuit performs an arithmetic operation using a signal of a weight coefficient output from the first circuit, and
wherein the s second circuits perform parallel arithmetic operations.

### Claim 7 (depends on 6)

The semiconductor device according to claim 6,
wherein the memory cell comprises a transistor, and the transistor comprises a metal oxide in a channel formation region.

### Claim 8 (depends on 6)

The semiconductor device according to claim 6,
wherein the first circuit, the multiplexer circuit, and the second circuit each comprise a transistor formed on a semiconductor substrate,
wherein the memory cell comprises a transistor formed in an element layer, and
wherein the element layer is stacked over the semiconductor substrate.

### Claim 9 (depends on 8)

The semiconductor device according to claim 8, wherein the transistor of the memory cell comprises a metal oxide in a channel formation region.

### Claim 10 (depends on 1)

A semiconductor device according to claim 1, wherein the second circuit performs a product-sum operation.

### Claim 11 (depends on 2)

A semiconductor device according to any one of claim 2, wherein the second circuit performs a product-sum operation.

### Claim 12 (depends on 6)

A semiconductor device according to any one of claim 6, wherein the second circuit performs a product-sum operation.

### Claim 13 (depends on 2)

The semiconductor device according to claim 2,
wherein the memory cell comprises a transistor, and
wherein the transistor comprises a metal oxide in a channel formation region.

### Claim 14 (depends on 2)

The semiconductor device according to claim 2,
wherein the first circuit and the second circuit each comprise a transistor formed on a semiconductor substrate,
wherein the memory cell comprises a transistor formed in an element layer, and the element layer is stacked over the semiconductor substrate.

### Claim 15 (depends on 14)

The semiconductor device according to claim 14, wherein the transistor of the memory cell comprises a metal oxide in a channel formation region.