# US 12,001,851 B2 · Power conservation and standby graphics rendering in an information handling system

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,001,851 B2
- Document ID: US12001851B2
- Status: Granted
- Kind: B2
- Application number: 17/963,239
- Filed: 2022-10-11
- Published: 2024-04-11
- Granted: 2024-06-04
- Earliest claimed: 2022-10-11
- Assignees: Dell Products L.P.
- Applicants: Dell Products L.P.
- Inventors: Shekar Babu Suryanarayana
- Web page: https://patentgrep.com/patent/US12001851B2

## CPC

- G06F 9/4403: {Processor initialisation}
- G06F 1/3234: Power saving characterised by the action undertaken
- G06F 8/65: Updates (security arrangements therefor G06F21/57)
- G09G 5/363: {Graphics controllers}
- G09G 2330/026: Arrangements or methods related to booting a display
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

An information handling system includes a basic input/output system (BIOS), multiple graphics processing units (GPUs), and an advanced graphics synchronization node (AGN). The BIOS initiates boot operations for the information handling system. During a pre-extensible firmware interface phase of the boot operations, the BIOS initializes a video memory associated with the GPUs. During the boot operations, the AGN generates a firmware override table based on data in the video memory, and a redirection override table based on the data in the video memory. During operating system runtime operations, the AGN utilizes the firmware override table to synchronize outputs from the GPUs, and utilizes the redirection override table to enable a firmware update for one of the GPUs without a reboot of the information handling system.

## Claims

### Claim 1

An information handling system comprising:
a plurality of graphic processing units (GPUs); and
a basic input/output system (BIOS) to communicate with the GPUs, the BIOS to:
initiate boot operations for the information handling system; and
during a pre-extensible firmware interface phase of the boot operations, the BIOS to initialize a video memory associated with the GPUs; and
an advanced graphics synchronization node (AGN) to communicate with the BIOS, the AGN to:
during the boot operations:
generate a firmware override table based on data in the video memory; and
generate a redirection override table based on the data in the video memory; and
during operating system runtime operations:
utilize the firmware override table to synchronize outputs from the GPUs; and
utilize the redirection override table to enable a firmware update for one of the GPUs without a reboot of the information handling system.

### Claim 2 (depends on 1)

The information handling system of claim 1, wherein the AGN further to utilize a common video map in a memory offset index of video firmware override table to synchronize video buffers in the GPUs.

### Claim 3 (depends on 1)

The information handling system of claim 1, wherein the AGN further to utilize an address space in the redirection override to enable the firmware update without having to perform the reboot, wherein the address space is mapped to a GPU driver runtime stack associated with the one of the GPUs.

### Claim 4 (depends on 1)

The information handling system of claim 1, wherein the BIOS further to execute a hand-off-block to pass execution of the boot operations to the AGN.

### Claim 5 (depends on 1)

The information handling system of claim 1, wherein the video firmware override table includes multiple video memory region entries, multiple rendering buffer entries, multiple video map offset entries.

### Claim 6 (depends on 1)

The information handling system of claim 1, wherein the GPUs are heterogeneous GPUs.

### Claim 7 (depends on 1)

The information handling system of claim 1, wherein the GPUs include an integrated GPU and a discrete GPU.

### Claim 8

A method comprising:
initiating, by a basic input output system of an information handling system, boot operations for the information handling system;
during a pre-extensible firmware interface (PEI) phase of the boot operations, initializing a video memory associated with multiple graphic processing units in the information handling system;
during the boot operations:
generating, by an advanced graphics synchronization node (AGN) of the information handling system, a firmware override table based on data in the video memory; and
generating a redirection override table based on the data in the video memory; and
during operating system runtime operations:
utilizing the firmware override table to synchronize outputs from the GPUs; and
utilizing the redirection override table to enable a firmware update for one of the GPUs without a reboot of the information handling system.

### Claim 9 (depends on 8)

The method of claim 8, further comprising utilizing a common video map in a memory offset index of video firmware override table to synchronize video buffers in the GPUs.

### Claim 10 (depends on 8)

The method of claim 8, further comprising utilizing an address space in the redirection override to enable the firmware update without having to perform the reboot, wherein the address space is mapped to a GPU driver runtime stack associated with the one of the GPUs.

### Claim 11 (depends on 8)

The method of claim 8, further comprising executing a hand-off-block to pass execution of the boot operations to the AGN.

### Claim 12 (depends on 8)

The method of claim 8, wherein the GPUs are heterogeneous GPUs.

### Claim 13 (depends on 8)

The method of claim 8, wherein the GPUs include an integrated GPU and a discrete GPU.
