Zone-aware memory management in memory sub-systems
AssigneeMicron Technology, Inc.
InventorAmit Bhardwaj
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorAmit Bhardwaj
Estimating the term…
Disclosed is a system including a memory device having a plurality of physical memory blocks and associated with a logical address space that comprises a plurality of zones, wherein each zone comprises a plurality of logical block addresses (LBAs), and a processing device, operatively coupled with the memory device, to perform operations of receiving a request to store data referenced by an LBA associated with a first zone of the plurality of zones, obtaining a version identifier of the first zone, obtaining erase values for a plurality of available physical memory blocks of the memory device, selecting, in view of the version identifier of the first zone and the erase values, a first physical memory block of the plurality of available physical memory blocks, mapping a next available LBA within the first zone to the first physical memory block, and storing the data in the first physical memory block.
A system comprising:
A method comprising:
A non-transitory computer-readable memory storing instructions that, when executed by a processing device, cause the processing device to perform operations comprising:
Dependencies are inferred from the claim text.