System and method for error reporting and handling
AssigneeSamsung Electronics Co., Ltd.
InventorsKiran Kumar Muralidharan, Srinivasa Raju Nadakuditi, Vulligadla Amaresh
Life of this patent
Estimating the term…
Abstract
A system for error reporting and handling includes a memory storing an error handler, a processor configured to execute the error handler, and a buffer. The error handler is configured to receive an error message from a system on chip (SOC) platform. The error message indicates a plurality of errors have occurred in the SOC platform, and the buffer stores the error message. Further, the error handler is configured to report the error message using a single interrupt. Further, the error handler is configured to handle the errors in the error message using the single interrupt.
Claims20
A system for error reporting and handling, comprising:
- a memory storing an error handler;
- a processor configured to execute the error handler;
- and
- a buffer,
- wherein the error handler is configured to:
- receive an error message from a system on chip (SoC) platform, wherein the error message indicates a plurality of errors have occurred in the SoC platform, and the buffer stores the error message;
- report the error message using a single interrupt;
- and
- handle the plurality of errors in the error message using the single interrupt.
A method for error reporting and handling, comprises:
- receiving, by a system, an error message from a system on chip (SoC) platform, wherein the error message indicates that a plurality of errors have occurred in the SoC platform, and the system includes a buffer for storing the error message;
- reporting, by the system, the error message using a single interrupt;
- and
- handling, by the system, the plurality of errors in the error message using the single interrupt.
A system for error handling, comprising:
- a memory storing an error handler;
- a processor configured to execute the error handler;
- and
- a buffer,
- wherein the error handler is configured to:
- receive a plurality of error requests from each of a plurality of hardware blocks of a system on chip (SoC), wherein each error request indicates an error among a plurality of errors has occurred in the SoC due to a corresponding hardware block of the plurality of hardware blocks, and the buffer stores an error message including information about the plurality of errors;
- and
- handle the plurality of errors of the error message using a single interrupt.
Dependencies are inferred from the claim text.