Masked training and analysis with a memory array
AssigneeMicron Technology, Inc.
InventorsWolfgang Anton Spirkl, Phillip A. Rasmussen, Thomas Hein
Life of this patent
Estimating the term…
Abstract
Methods, systems, and devices for masked training and analysis with a memory array are described. A memory device may operate in a first mode in which a maximum transition avoidance (MTA) decoder for a memory array of the memory device is disabled. During the first mode, the memory device may couple an input node of the MTA decoder with a first output node of a first decoder, such as a first pulse amplitude modulation (PAM) decoder. The memory device may operate in a second mode in which the MTA decoder for the memory array is enabled. During the second mode, the memory device may couple the input node of the MTA decoder with a second output node of a second decoder, such as a second PAM decoder.
Claims20
An apparatus, comprising:
- a first pulse amplitude modulation (PAM) decoder coupled with a maximum transition avoidance (MTA) decoder of a memory device, the first PAM decoder configured to output a first data symbol of a data set;
- a second PAM decoder coupled with the MTA decoder, the second PAM decoder configured to output a second data symbol of the data set;
- and
- a switching circuit coupled with an input node of the MTA decoder, the first PAM decoder, and the second PAM decoder.
A method, comprising:
- coupling, using a switching circuit, an input node of a maximum transition avoidance (MTA) decoder with a first pulse amplitude modulation (PAM) decoder that is for outputting a first data symbol of a first data set;
- isolating the input node of the MTA decoder from the first PAM decoder;
- and
- coupling, using the switching circuit and based at least in part on isolating the input node of the MTA decoder from the first PAM decoder, the input node of the MTA decoder with a second PAM decoder that is for outputting a second data symbol of a second data set.
A method, comprising:
- coupling, using a switching circuit, an input node of a maximum transition avoidance (MTA) encoder with an output node of a memory array that is configured to output a bit for a data symbol;
- isolating the output node of the memory array from the input node of the MTA encoder;
- and
- coupling, using the switching circuit and based at least in part on isolating the output node of the memory array from the input node of the MTA encoder, an output node of the MTA encoder with the output node of the memory array.
Dependencies are inferred from the claim text.