US 11,953,549 B1Granted

Detection system for SlimSAS slot and method thereof

AssigneesInventec (Pudong) Technology Corporation, Inventec Corporation

InventorKai Zou

Life of this patent

Estimating the term…

Loading patent…

Abstract

A detection system for a SlimSAS slot and a method thereof are disclosed. In the detection system, a detecting device generates and transmits a detection signal to a TAP controller; the TAP controller converts the received detection signal into a detection signal in JTAG format, and transmits the detection signal in JTAG format to a CPLD chip and a controllable power module chip of a detection card and/or a boundary scan chip of a circuit board; a detection can be performed on the SMBus pins, the differential signal receiving pins, the differential signal transmitting pins, the clock pins, the sideband pins and the ground pins of the SlimSAS connection interface through the boundary scan chip, the HCSL to LVDS module chip, the IIC chip and the CPLD chip. Therefore, the technical effect of improving slot stability and detection coverage of a SlimSAS slot detection can be achieved.

Claims10

Dependent claims

A detection system for a SlimSAS slot, comprising:

a circuit board, comprising at least one SlimSAS slot and a boundary scan chip;
a detection card, comprising:
a SlimSAS connection interface, comprising two sets of system management bus (SMBus) pins, differential signal receiving pins, differential signal transmitting pins, two sets of clock pins, sideband pins and ground pins;
a HCSL to LVDS module chip, electrically connected the two sets of clock pins;
an inter-integrated circuit (IIC) chip, electrically connected to the SMBus pins;
a controllable power module chip;
a complex programmable logic device (CPLD) chip, electrically connected to the HCSL to LVDS module chip, the controllable power module chip, the HC chip, the sideband pins and the ground pins;
and
a joint test action group (JTAG) port, electrically connected to the CPLD chip and the controllable power module chip;
a test access port (TAP) controller, electrically connected to the JTAG port;
and
a detecting device, electrically connected to the TAP controller;
wherein the detecting device generates a detection signal, and transmit the detection signal to the TAP controller, the TAP controller converts the detection signal into a second detection signal in JTAG format, transmits the second detection signal in JTAG format to the CPLD chip and the controllable power module chip of the detection card and/or the boundary scan chip of the circuit board, so that a detection is performed on the SMBus pins, the differential signal receiving pins, the differential signal transmitting pins, the clock pins, the sideband pins and the ground pins of the SlimSAS connection interface through the boundary scan chip, the HCSL to LVDS module chip, the HC chip, and the CPLD chip.

10 more elements

A detection method for SlimSAS slot, comprising:

providing a circuit board comprising at least one SlimSAS slot and a boundary scan chip;
providing a detection card comprising a SlimSAS connection interface, a HCSL to LVDS module chip, an IIC chip, a controllable power module chip, a CPLD chip, and a JTAG port;
inserting the SlimSAS connection interface into one of the at least one SlimSAS slot, wherein the SlimSAS connection interface comprises two sets of SMBus pins, differential signal receiving pins, differential signal transmitting pins, two sets of clock pins, sideband pins and ground pins;
electrically connecting the HCSL to LVDS module chip to the two sets of clock pins;
electrically connecting the IIC chip to the SMBus pins;
electrically connecting the CPLD chip to the HCSL to LVDS module chip, the controllable power module chip, the IIC chip, the sideband pins and the ground pins;
electrically connecting the JTAG port to the CPLD chip and the controllable power module chip;
electrically connecting a TAP controller to the JTAG port;
electrically connecting a detecting device to the TAP controller;
generating a detection signal, and transmitting the detection signal to the TAP controller, by the detecting device;
converting the detection signal into a second detection signal in JTAG format, transmitting the second detection signal in JTAG format to the CPLD chip and the controllable power module chip of the detection card and/or the boundary scan chip of the circuit board, by the TAP controller;
and
performing a detection on the SMBus pins, the differential signal receiving pins, the differential signal transmitting pins, the clock pins, the sideband pins and the ground pins of the SlimSAS connection interface, through the boundary scan chip, the HCSL to LVDS module chip, the IIC chip, and the CPLD chip.

10 more elements

Dependencies are inferred from the claim text.