Performance aware partial cache collapse
AssigneeQUALCOMM Incorporated
InventorsHithesh Hassan Lepaksha, Sharath Kumar Nagilla, Darshan Kumar Nandanwar, Nirav Narendra Desai, Venkata Biswanath Devarasetty
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsHithesh Hassan Lepaksha, Sharath Kumar Nagilla, Darshan Kumar Nandanwar, Nirav Narendra Desai, Venkata Biswanath Devarasetty
Estimating the term…
Aspects of the present disclosure relate to systems and methods for improving performance of a partial cache collapse by a processing device. Certain embodiments provide a method for performing a partial cache collapse procedure, the method including: counting a number of cache lines that satisfy an eviction criteria based on a deterministic cache eviction policy in each cache way of a group of cache ways; selecting at least one cache way from the group for collapse, based on its corresponding number of cache lines that satisfy the eviction criteria; and performing the partial cache collapse procedure based on the at least one cache way selected from the group for collapse.
A method for performing a partial cache collapse procedure, comprising:
An apparatus for performing a partial cache collapse procedure, comprising:
A non-transitory computer-readable medium comprising computer-executable instructions that, when executed by one or more processors of an apparatus, cause the apparatus to perform a partial cache collapse procedure, comprising:
An apparatus for performing a partial cache collapse procedure, comprising:
Dependencies are inferred from the claim text.