# US 11,908,380 B2 · Scan driving circuit, driving controller and display device including them

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 11,908,380 B2
- Document ID: US11908380B2
- Status: Granted
- Kind: B2
- Application number: 17/956,111
- Filed: 2022-09-29
- Published: 2023-07-06
- Granted: 2024-02-20
- Earliest claimed: 2021-12-31
- Assignees: Samsung Display Co., Ltd.
- Applicants: Samsung Display Co., Ltd.
- Inventors: Soon-Dong Kim; Taehoon Kim; Jin-Wook Yang; Changnoh Yoon
- Web page: https://patentgrep.com/patent/US11908380B2

## CPC

- G09G 3/2096: {Details of the interface to the display terminal specific for a flat panel (suitable for both CRT and flat panel G09G5/006; specific for a CRT G09G1/167)}
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 3/32: semiconductive, e.g. using light-emitting diodes [LED]
- G09G 3/3266: Details of drivers for scan electrodes
- G09G 3/3275: Details of drivers for data electrodes
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2310/0251: Precharge or discharge of pixel before applying new pixel voltage
- G09G 2310/0267: Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
- G09G 2310/0275: Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G 2320/0233: Improving the luminance or brightness uniformity across the screen
- G09G 2320/045: Compensation of drifts in the characteristics of light emitting or modulating elements
- G09G 2330/028: Generation of voltages supplied to electrode drivers in a matrix display other than LCD
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A display device includes a display panel including a first pixel connected to a first initialization scan line and a first compensation scan line and a second pixel connected to a second initialization scan line and a second compensation scan line, a scan driving circuit which provides a first initialization scan signal to the first initialization scan line and the second initialization scan line in common and provides a first compensation scan signal and a second compensation scan signal to the first compensation scan line and the second compensation scan line, and a driving controller which controls the scan driving circuit. A delay time from a time point at which the first initialization scan signal transitions from an active level to an inactive level to a time point at which the first compensation scan signal transitions from the inactive level to the active level is less than one horizontal period.

## Claims

### Claim 1

A display device comprising:
a display panel including a first pixel connected to a first initialization scan line and a first compensation scan line, and a second pixel connected to a second initialization scan line and a second compensation scan line;
a scan driving circuit which provides a first initialization scan signal to the first initialization scan line and the second initialization scan line in common, and provides a first compensation scan signal and a second compensation scan signal to the first compensation scan line and the second compensation scan line, respectively; and
a driving controller which controls the scan driving circuit,
wherein a delay time from a time point at which the first initialization scan signal transitions from an active level to an inactive level to a time point at which the first compensation scan signal transitions from the inactive level to the active level is less than one horizontal period.

### Claim 2 (depends on 1)

The display device of claim 1, wherein the one horizontal period is a time from a time point at which the first compensation scan signal transitions from the inactive level to the active level to a time point at which the second compensation scan signal transitions from the inactive level to the active level.

### Claim 3 (depends on 1)

The display device of claim 1, wherein the driving controller provides the scan driving circuit with a first start signal, a second start signal, a first clock signal, a second clock signal, a third clock signal, and a fourth clock signal.

### Claim 4 (depends on 3)

The display device of claim 3, wherein
the scan driving circuit outputs the first initialization scan signal in response to the first start signal, the first clock signal, and the second clock signal, and
the scan driving circuit outputs the first compensation scan signal and the second compensation scan signal in response to the second start signal, the third clock signal, and the fourth clock signal.

### Claim 5 (depends on 4)

The display device of claim 4, wherein the scan driving circuit includes:
an initialization stage which outputs the first initialization scan signal in response to the first start signal, the first clock signal, and the second clock signal;
a first compensation stage which outputs the first compensation scan signal in response to the second start signal, the third clock signal, and the fourth clock signal; and
a second compensation stage which outputs the second compensation scan signal in response to the first compensation scan signal, the third clock signal, and the fourth clock signal.

### Claim 6 (depends on 4)

The display device of claim 4, wherein a frequency of each of the third clock signal and the fourth clock signal is higher than a frequency of each of the first clock signal and the second clock signal.

### Claim 7 (depends on 1)

The display device of claim 1, wherein the display panel further includes:
a third pixel connected to a third initialization scan line and a third compensation scan line; and
a fourth pixel connected to a fourth initialization scan line and a fourth compensation scan line, and
wherein the scan driving circuit provides a second initialization scan signal to the third initialization scan line and the fourth initialization scan line in common, and provides a third compensation scan signal and a fourth compensation scan signal to the third compensation scan line and the fourth compensation scan line, respectively.

### Claim 8 (depends on 7)

The display device of claim 7, wherein a delay time from a time point at which 1 the first initialization scan signal transitions from the inactive level to the active level to a time point at which the second initialization scan signal transitions from the inactive level to the active level is two horizontal periods.

### Claim 9 (depends on 1)

The display device of claim 1,
wherein the display panel further includes a data line connected to the first pixel and the second pixel, and
wherein the display device further comprises:
a data driving circuit which drives the data line.

### Claim 10 (depends on 9)

The display device of claim 9, wherein the driving controller receives an input image signal, compensates for the input image signal corresponding to at least one selected from the first pixel and the second pixel based on a compensation value, and outputs an output image signal to the data driving circuit.

### Claim 11 (depends on 10)

The display device of claim 10,
wherein the compensation value includes a first compensation value corresponding to the first pixel and a second compensation value corresponding to the second pixel,
wherein the driving controller compensates for the input image signal corresponding to the first pixel based on the first compensation value and outputs the output image signal to the data driving circuit, and
wherein the driving controller compensates for the input image signal corresponding to the second pixel based on the second compensation value and outputs the output image signal to the data driving circuit.

### Claim 12

A display device comprising:
a display panel including a first pixel connected to a first initialization scan line and a first compensation scan line, a second pixel connected to a second initialization scan line and a second compensation scan line, a third pixel connected to a third initialization scan line and a third compensation scan line, and a fourth pixel connected to a fourth initialization scan line and a fourth compensation scan line;
a scan driving circuit which provides a first initialization scan signal to the first initialization scan line and the second initialization scan line in common, provides a second initialization scan signal to the third initialization scan line and the fourth initialization scan line in common, and provides a first compensation scan signal, a second compensation scan signal, a third compensation scan signal, and a fourth compensation scan signal to the first compensation scan line, the second compensation scan line, the third compensation scan line, and the fourth compensation scan line, respectively; and
a driving controller which controls the scan driving circuit,
wherein a first time from a time point at which the first compensation scan signal transitions from an inactive level to an active level to a time point at which the second compensation scan signal transitions from the inactive level to the active level is less than a second time from a time point at which the second compensation scan signal transitions from the inactive level to the active level to a time point at which the third compensation scan signal transitions from the inactive level to the active level.

### Claim 13 (depends on 12)

The display device of claim 12, wherein a third time from a time point at which the third compensation scan signal transitions from the inactive level to the active level to a time point at which the fourth compensation scan signal transitions from the inactive level to the active level is less than the second time.

### Claim 14 (depends on 13)

The display device of claim 13, wherein
the second time is one horizontal period, and
each of the first time and the third time is less than the one horizontal period.

### Claim 15 (depends on 14)

The display device of claim 14, wherein a delay time from a time point at which the first initialization scan signal transitions from the inactive level to the active level to a time point at which the second initialization scan signal transitions from the inactive level to the active level is two horizontal periods.

### Claim 16 (depends on 12)

The display device of claim 12, wherein the driving controller provides the scan driving circuit with a first start signal, a second start signal, a first clock signal, a second clock signal, a third clock signal, and a fourth clock signal.

### Claim 17 (depends on 16)

The display device of claim 16, wherein
the scan driving circuit outputs the first initialization scan signal and the second initialization scan signal in response to the first start signal, the first clock signal, and the second clock signal, and
the scan driving circuit outputs the first compensation scan signal, the second compensation scan signal, the third compensation scan signal, and the fourth compensation scan signal in response to the second start signal, the third clock signal, and the fourth clock signal.

### Claim 18 (depends on 16)

The display device of claim 16, wherein the scan driving circuit includes:
a first initialization stage which outputs the first initialization scan signal in response to the first start signal, the first clock signal and the second clock signal; and
a second initialization stage which outputs the second initialization scan signal in response to the first initialization scan signal, the first clock signal, and the second clock signal.

### Claim 19 (depends on 16)

The display device of claim 16, wherein the scan driving circuit includes:
a first compensation stage which outputs the first compensation scan signal in response to the second start signal, the third clock signal, and the fourth clock signal;
a second compensation stage which outputs the second compensation scan signal in response to the first compensation scan signal, the third clock signal, and the fourth clock signal;
a third compensation stage which outputs the third compensation scan signal in response to the second compensation scan signal, the third clock signal, and the fourth clock signal; and
a fourth compensation stage which outputs the fourth compensation scan signal in response to the third compensation scan signal, the third clock signal, and the fourth clock signal.

### Claim 20 (depends on 16)

The display device of claim 16, wherein a frequency of each of the third clock signal and the fourth clock signal is higher than a frequency of each of the first clock signal and the second clock signal.

### Claim 21 (depends on 12)

The display device of claim 12,
wherein the display panel further includes a data line connected to the first pixel and the second pixel, and
wherein the display device further comprises:
a data driving circuit which drives the data line.

### Claim 22 (depends on 21)

The display device of claim 21, wherein the driving controller receives an input image signal, compensates for the input image signal corresponding to at least one selected from the first pixel and the second pixel based on a compensation value, and outputs an output image signal to the data driving circuit.

### Claim 23 (depends on 22)

The display device of claim 22,
wherein the compensation value includes a first compensation value corresponding to the first pixel and a second compensation value corresponding to the second pixel,
wherein the driving controller compensates for the input image signal corresponding to the first pixel based on the first compensation value and outputs the output image signal to the data driving circuit, and
wherein the driving controller compensates for the input image signal corresponding to the second pixel based on the second compensation value and outputs the output image signal to the data driving circuit.

### Claim 24

A scan driving circuit comprising:
a first scan driving circuit which provides a first initialization scan signal to a first initialization scan line and a second initialization scan line; and
a second scan driving circuit which provides a first compensation scan signal to a first compensation scan line and provides a second compensation scan signal to a second compensation scan line,
wherein a delay time from a time point at which the first initialization scan signal transitions from an active level to an inactive level to a time point at which the first compensation scan signal transitions from the inactive level to the active level is less than one horizontal period.

### Claim 25 (depends on 24)

The scan driving circuit of claim 24, wherein the one horizontal period is a time from a time point at which the first compensation scan signal transitions from the inactive level to the active level to a time point at which the second compensation scan signal transitions from the inactive level to the active level.

### Claim 26

A driving controller comprising:
an image processor which outputs an output image signal in response to an input image signal and a control signal; and
a control signal generator which outputs a data control signal and a scan control signal in response to the control signal,
wherein the image processor outputs the output image signal for compensating for the input image signal by using a first compensation value when the input image signal corresponds to a first row of pixels, and
wherein the image processor outputs the output image signal for compensating for the input image signal by using a second compensation value when the input image signal corresponds to a second row of pixels.

### Claim 27 (depends on 26)

The driving controller of claim 26,
wherein the scan control signal includes a start signal, and
wherein the control signal generator adjusts a pulse width of the start signal in a way such that a delay time from a time point at which a first initialization scan signal provided to a first initialization scan line transitions from an active level to an inactive level to a time point at which a first compensation scan signal provided to a first compensation scan line transitions from the inactive level to the active level is less than one horizontal period.

### Claim 28 (depends on 26)

The driving controller of claim 26,
wherein the scan control signal includes a first clock signal and a second clock signal, and
wherein the control signal generator outputs the first clock signal and the second clock signal in a way such that a delay time from a time point at which a first initialization scan signal provided to a first initialization scan line transitions from an active level to an inactive level to a time point at which a first compensation scan signal provided to a first compensation scan line transitions from the inactive level to the active level is less than one horizontal period.