Digitally controlled low dropout regulator
AssigneeSony Semiconductor Solutions Corporation
InventorsDaisuke Ide, Nobuhiko Shigyo, Keita Komagata, Hiroyuki Watanabe, Takahiro Naito
Life of this patent
Estimating the term…
Loading patent…
AssigneeSony Semiconductor Solutions Corporation
InventorsDaisuke Ide, Nobuhiko Shigyo, Keita Komagata, Hiroyuki Watanabe, Takahiro Naito
Estimating the term…
To provide a digitally controlled LDO regulator that can control an output voltage even during an auto-zero processing period. A digitally controlled low dropout regulator is provided that includes a plurality of AD converters and an impedance variable circuit, each of the plurality of AD converters including a comparator, in which a first signal from each of the plurality of AD converters is input to the impedance variable circuit; a second signal output from the impedance variable circuit is input to one of two terminals of each of the plurality of AD converters; when one of the plurality of AD converters is in operation, another of the plurality of AD converters performs auto-zero processing to set a voltage value used as a reference; and the comparator compares a voltage value of the second signal input to the one of the two terminals with the set voltage value.
A digitally controlled low dropout regulator, comprising:
Dependencies are inferred from the claim text.