Method and system for multi-chip operation of radar systems
AssigneeUhnder, Inc.
InventorsMonier Maher, Arunesh Roy, Murtaza Ali, Jean Pierre Bordes, Curtis Davis
Life of this patent
Estimating the term…
Abstract
A multi-chip MIMO radar system includes a plurality of transmitters and a plurality of receivers. Each of the pluralities of transmitters and receivers are arranged across a plurality of chips. The multi-chip MIMO radar system includes a central processor configured to receive data from the plurality of chips. The central processor is operable to combine the information from each radar chip to produce improved range detection and angular resolvability of targets.
Claims20
A multiple input, multiple output (MIMO) radar system on an integrated circuit chip, the MIMO radar comprising:
- a first plurality of transmitters and a first plurality of receivers arranged on a first circuit chip, wherein the first plurality of receivers is configured to produce a first set of range, Doppler, and virtual receiver data, and wherein the first circuit chip is configured to select a first subset of data from the first set of range, Doppler, and virtual receiver data;
- and
- a second plurality of transmitters and a second plurality of receivers arranged on a second circuit chip, wherein the second plurality of receivers is configured to produce a second set of range, Doppler, and virtual receiver data, wherein the second circuit chip is configured to select a second subset of data from the second set of range, Doppler, and virtual receiver data, and wherein the second subset of data from the second circuit chip comprises a second plurality of range/Doppler selections for a second data bitmap, and the first subset of data from the first circuit chip comprises a first plurality of range/Doppler selections for a first data bitmap, and wherein the first plurality of range/Doppler selections and corresponding first data bitmap are different from the second plurality of range/Doppler selections and corresponding second data bitmap;
- and
- a central processing unit configured to receive the first and second selected subsets of range, Doppler, and virtual receiver data from the first circuit chip and the second circuit chip, respectively;
- wherein the first circuit chip and the second circuit chip are part of the integrated circuit chip.
A multiple input, multiple output (MIMO) radar system on an integrated circuit chip, the MIMO radar comprising:
- a plurality of circuit chips, each configured as a radar chip, wherein the plurality of circuit chips is part of the integrated circuit chip;
- wherein a first circuit chip of the plurality of circuit chips comprises a first plurality of transmitters and a first plurality of receivers, wherein the first plurality of receivers is configured to produce a first set of range, Doppler, and virtual receiver data, and wherein the first circuit chip is configured to select a first subset of data from the first set of range, Doppler, and virtual receiver data;
- wherein a second circuit chip of the plurality of circuit chips comprises a second plurality of transmitters and a second plurality of receivers, wherein the second plurality of receivers is configured to produce a second set of range, Doppler, and virtual receiver data, and wherein the second circuit chip is configured to select a second subset of data from the second set of range, Doppler, and virtual receiver data, and wherein the second subset of data from the second circuit chip comprises a second plurality of range/Doppler selections for a second data bitmap, and the first subset of data from the first circuit chip comprises a first plurality of range/Doppler selections for a first data bitmap, and wherein the first plurality of range/Doppler sections and corresponding first data bitmap are different from the second plurality of range/Doppler selections and corresponding second data bitmap;
- and
- a central processing unit configured to receive and process respective selected subsets of range, Doppler, and virtual receiver data from at least two circuit chips of the plurality of circuit chips.
Dependencies are inferred from the claim text.