Back to results
US 11,894,843 B2Granted
Level shift circuit
AssigneeSocionext Inc.
InventorMasahiro Gion
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeSocionext Inc.
InventorMasahiro Gion
Estimating the term…
A level shift circuit includes first to fourth n-type transistors, first and second p-type transistors, and first and second inverters. The first n-type transistor receives an input signal at its gate and has a drain connected to an inverted output node. The first p-type transistor is placed between a third power supply and the inverted output node. The second n-type transistor receives an inverted input signal at its gate and has a drain connected to an output node. The second p-type transistor is placed between the third power supply and the output node. The third n-type transistor is between the inverted output node and an inverted input node, and the first inverter between the drain and gate of the third n-type transistor. The fourth n-type transistor is between the output node and an input node, and the second inverter between the drain and gate of the fourth n-type transistor.
A level shift circuit, comprising:
A level shift circuit, comprising:
A level shift circuit, comprising:
Dependencies are inferred from the claim text.