Global shutter pixel circuit and method for computer vision applications
AssigneeMagic Leap, Inc.
InventorsErez Tadmor, David Cohen, Giora Yahav
Life of this patent
Estimating the term…
Abstract
An imaging system includes an illumination unit and a sensor unit disposed on a printed circuit board. The illumination unit includes a diode laser source inside an illumination housing. The sensor unit includes an image sensor having a pixel array and a lens barrel mounted on the image sensor with an adhesive, and an optical fiber coupled between the illumination housing and image sensor. The optical fiber is configured to collect a portion of light from the interior of the illumination housing that is emitted by the diode laser source and direct the portion of light to a corner of the pixel array of the image sensor that is located outside the lens barrel.
Claims18
An image sensor device comprising:
- a plurality of pixel cells arranged in a pixel array, wherein the plurality of pixel cells comprises a first plurality of odd pixel cells and a second plurality of even pixel cells;
- a control circuit configured to control an exposure phase and a sampling phase of the image sensor device;
- and
- a switching circuit configured to couple a pixel power supply line to a first voltage in the exposure phase and to a second voltage in the sampling phase, the first voltage being higher than the second voltage;
- wherein each of the plurality of pixel cells comprises:
- a photodiode in a semiconductor substrate, wherein a first end of the photodiode is coupled to a bias voltage through a shutter gate controlled by a global shutter signal;
- a ground contact configured to couple a second end of the photodiode to an electrical ground through an electrical ground line;
- a storage diode in the semiconductor substrate and coupled to the second end of the photodiode through a first transfer gate controlled by a first transfer signal;
- a floating diffusion region in the semiconductor substrate and coupled to the storage diode through a second transfer gate controlled by a second transfer signal;
- and
- a select transistor configured to couple to a bit line circuit coupled to the control circuit,
- wherein the bit line circuit comprises an odd bit line coupled to the first plurality of odd pixel cells and an even bit line coupled to the second plurality of even pixel cells.
Dependencies are inferred from the claim text.