Method for error handling of an interconnection protocol, controller and storage device
AssigneeSK hynix Inc.
InventorFu Hsiung Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeSK hynix Inc.
InventorFu Hsiung Lin
Estimating the term…
A method for error handling of an interconnection protocol, a controller, and a storage device are provided. The method includes receiving a frame error position indication signal to indicate whether an error occurs in a frame in each clock cycle and a symbol position corresponding to the error, and receiving a frame correction position indication signal to indicate whether the frame in each clock cycle is correct and a symbol position corresponding to the frame that is correct; according to the frame error position indication signal and the frame correction position indication signal, determining that a frame error occurs in a first clock cycle, and after requesting for NAC frame transmission, sending a request for disabling the NAC frame transmission; and after the first clock cycle, comparing the frame error position indication signal and the frame correction position indication signal.
A method for error handling of an interconnection protocol, for use in a first device that is linkable to a second device according to the interconnection protocol, the method comprising:
A controller for use in a first device that is linkable to a second device according to an interconnection protocol, the controller comprising:
Dependencies are inferred from the claim text.