Back to results
US 11,887,666 B2Granted
Semiconductor device having electrically floating body transistor, semiconductor device having both volatile and non-volatile functionality and method of operating
AssigneeZeno Semiconductor, Inc.
InventorYuniarto Widjaja
Life of this patent
Estimating the term…
Abstract
A semiconductor memory cell includes a floating body region configured to be charged to a level indicative of a state of the memory cell; a first region in electrical contact with said floating body region; a second region in electrical contact with said floating body region and spaced apart from said first region; and a gate positioned between said first and second regions. The cell may be a multi-level cell. Arrays of memory cells are disclosed for making a memory device. Methods of operating memory cells are also provided.
Claims20
An integrated circuit comprising:
- an array of semiconductor memory cells, the array comprising:
- a plurality of said semiconductor memory cells arranged in a matrix of rows and columns, wherein at least two of said semiconductor memory cells each include:
- a first bipolar device having a first floating base region, a first collector, and a first emitter, and
- a second bipolar device having a second floating base region, a second collector, and a second emitter,
- wherein said first floating base region is common to said second floating base region;
- wherein said first collector is common to said second collector;
- wherein a state of each of said at least two of said memory cells is maintained through a back-bias applied to said first and second collectors, and
- wherein said first and second collectors are commonly connected to said at least two of said memory cells;
- a region having a conductivity type the same as a conductivity type of said first and second collectors, said region being electrically connected to said first and second collectors;
- a control circuit configured to apply said back-bias to said first and second collectors;
- and
- a second control circuit configured to access a selected memory cell selected from said semiconductor memory cells and perform a read or write operation on said selected memory cell.
9 more elements
An integrated circuit comprising:
- an array of semiconductor memory cells, the array comprising:
- a plurality of said semiconductor memory cells arranged in a matrix of rows and columns, wherein each said semiconductor memory cell includes:
- a first bipolar device having a first floating base region, a first collector, and a first emitter, and
- a second bipolar device having a second floating base region, a second collector, and a second emitter;
- wherein said first floating base region is common to said second floating base region;
- wherein said first collector is common to said second collector;
- wherein application of back-bias to said first and second collectors results in at least two stable floating base region charge levels, and
- wherein said first and second collectors are commonly connected to at least two of said memory cells;
- a region extending from and electrically connected to said first and second collectors, wherein said region has a conductivity type selected from a p-type conductivity type and an n-type conductivity type that is the same as a conductivity type of said first and second collectors;
- a control circuit configured to apply said back-bias to said first and second collectors;
- and
- a second control circuit configured to access a selected memory cell selected from said semiconductor memory cells and perform a read or write operation on said selected memory cell.
9 more elements
An integrated circuit comprising:
- an array of semiconductor memory cells, the array comprising:
- a plurality of said semiconductor memory cells arranged in a matrix of rows and columns, wherein each of said plurality of semiconductor memory cells includes:
- a first bipolar device having a first floating base region, a first collector, and a first emitter;
- and
- a second bipolar device having a second floating base region, a second collector, and a second emitter;
- wherein said first floating base region is common to said second floating base region;
- wherein said first collector is common to said second collector;
- and
- wherein states of said semiconductor memory cells are maintained upon repeated read operations;
- a region having a conductivity type the same as a conductivity type of said first and second collectors, said region being electrically connected to said first and second collectors;
- a control circuit configured to apply back-bias to said first and second collectors;
- and
- a second control circuit configured to access a selected memory cell selected from said semiconductor memory cells and perform a read or write operation on said selected memory cell.
10 more elements
Dependencies are inferred from the claim text.