Stimulated circuits and fault testing methods
AssigneeHamilton Sundstrand Corporation
InventorsChristopher Blazer, Brian Ross
Life of this patent
Estimating the term…
Loading patent…
AssigneeHamilton Sundstrand Corporation
InventorsChristopher Blazer, Brian Ross
Estimating the term…
A logic gate system for fault insertion testing can include a logic gate module having a plurality of input pins. The plurality of input pins can include an input signal pin configured to receive an input signal, a power supply input pin configured to receive power from a power supply, and a test input pin. The logic gate module can also include an output pin connected to the input pins via one or more logic gates. The logic gate system can include a power supply line connected to the power supply input pin and the test input pin. The logic gate system can also include a zero-ohm jumper resistor disposed between the power supply input pin and the test input pin. The zero-ohm resistor can be configured to be replaced with a low ohm resistor to allow reverse driving a voltage on the test input pin. The one or more logic gates can be configured to reverse an output at the output pin when the voltage on the test input pin is reverse driven.
A logic gate system for fault insertion testing, comprising:
A method for fault insertion testing in a circuit, the method comprising:
A system configured for fault insertion testing, comprising:
Dependencies are inferred from the claim text.