General-purpose systolic array
AssigneeGoogle Inc.
InventorsReginald Clifford Young, Trevor Gale, Sushma Honnavara-Prasad, Paolo Mantovani
Life of this patent
Estimating the term…
Abstract
A systolic array cell is described, the cell including two general-purpose arithmetic logic units (ALUs) and register-file. A plurality of the cells may be configured in a matrix or array, such that the output of the first ALU in a first cell is provided to a second cell to the right of the first cell, and the output of the second ALU in the first cell is provided to a third cell below the first cell. The two ALUs in each cell of the array allow for processing of a different instruction in each cycle.
Claims21
A systolic cell, comprising:
- a crossbar switch;
- a first arithmetic logic unit (ALU) coupled to a first output of the crossbar switch;
- a second ALU coupled to a second output of the crossbar switch;
- and
- a register file configured to:
- receive, as input to the register file, output from the first ALU and the second ALU;
- and
- provide, as output from the register file, input to the crossbar switch.
A systolic array, comprising:
- a plurality of cells arranged such that a first output of a first cell is provided as input to a second adjacent cell, and a second output of the first cell is provided as input to a third adjacent cell, wherein each cell comprises:
- a crossbar switch;
- a plurality of arithmetic logic units (ALUs) coupled to outputs of the crossbar switch;
- and
- a register file configured to:
- receive, as input to the register file, output from the plurality of ALUs;
- and
- provide, as output from the register file, input to the crossbar switch.
A computing system, comprising:
- one or more memories;
- one or more processors in communication with the one or more memories;
- a plurality of cells in communication with the one or more processors, the plurality of cells arranged such that a first output of a first cell is provided as input to a second adjacent cell, and a second output of the first cell is provided as input to a third adjacent cell, wherein each cell comprises:
- a crossbar switch;
- a plurality of arithmetic logic units (ALUs) coupled to outputs of the crossbar switch;
- and
- a register file configured to:
- receive, as input to the register file, output from the one or more ALUs;
- and
- provide, as output from the register file, input to the crossbar switch.
Dependencies are inferred from the claim text.