Timer-based edge-boosting equalizer for high-speed wireline transmitters
AssigneeQUALCOMM Incorporated
InventorsDarius Valaee, Patrick Isakanian, Srivatsan Thiruvengadam
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsDarius Valaee, Patrick Isakanian, Srivatsan Thiruvengadam
Estimating the term…
An equalizing transmitter coupled to a serial transmission line has a driver circuit coupled between an input signal and the serial transmission line, the driver circuit being configured to receive power at a first voltage level. The equalizing transmitter has one or more helper circuits, each helper circuit being configured to receive a control signal and to pull the serial transmission line to a second voltage level when a pulse is present in the control signal. The second voltage level may be greater than the first voltage level. The equalizing transmitter has one or more pulse generation circuits, each pulse generation circuit being configured to receive the input signal and a delayed version of the input signal and to provide the pulse in the control signal when a difference in voltage state is detected between the input signal and the delayed version of the input signal.
An equalizing transmitter coupled to a serial transmission line comprising:
An apparatus comprising:
A method for equalizing a data signal transmitted over a serial transmission line comprising:
Dependencies are inferred from the claim text.