US 11,817,881 B2Granted

Transmitting apparatus and interleaving method thereof

AssigneeSamsung Electronics Co., Ltd.

InventorsSe-ho Myung, Hong-sil Jeong, Kyung-joong Kim

Life of this patent

Estimating the term…

Abstract

A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding based on a parity check matrix; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.

Claims5

Dependent claims

A receiving apparatus comprising:

a demodulator configured to demodulate a signal received at the receiving apparatus from a transmitting apparatus to generate values based on 16-quadrature amplitude modulation (QAM), the signal carrying broadcast data;
a deinterleaver configured to deinterleave the values, split the deinterleaved values into a plurality of groups, and deinterleave the plurality of groups;
and
a decoder configured to decode values of the deinterleaved plurality of groups based on a low density parity check (LDPC) code, a code rate of the LDPC code being 6/15 and a code length of the LDPC code being 64800 bits, wherein the decoded values correspond to the broadcast data,
wherein the plurality of groups are deinterleaved based on a following equation:
Yπ(j)=Xj for 0≤j<Ngroup,
where Xj is a jth group among the plurality of groups, Yj is a jth group among the deinterleaved plurality of groups, Ngroup is a number of the plurality of groups, and π(j) denotes an interleaving order for the deinterleaving of the plurality of groups, and
wherein the π(j) is represented as follows:
interleaving order π(j) (0 ≤ j ≤ 180)
Code Rate
j
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
6/15
π(j)
55
146
83
52
62
176
160
68
53
56
81
97
79
113
163
61
58
69
133
108
66
71
86
144
57
67
116
59
70
156
172
65
149
155
82
138
136
141
111
96
170
90
140
64
159
15
14
37
54
44
63
43
18
47
7
25
34
29
30
26
39
16
41
45
36
0
23
32
28
27
38
48
33
22
49
51
60
46
21
4
3
20
13
50
35
24
40
17
42
6
112
93
127
101
94
115
105
31
19
177
74
10
145
162
102
120
126
95
73
152
129
174
125
72
128
78
171
8
142
178
154
85
107
75
12
9
151
77
117
109
80
106
134
98
1
122
173
161
150
110
175
166
131
119
103
139
148
157
114
147
87
158
121
164
104
89
179
123
118
99
88
11
92
165
84
168
124
169
2
130
167
153
137
143
91
100
5
76
132
135.

370 more elements

A transmitting apparatus comprising:

a interleaver configured to split a codeword into a plurality of bit groups, interleave the plurality of bit groups, and interleave bits of the interleaved plurality of bit groups;
a mapper configured to map the interleaved bits to constellation points for 16-quadrature amplitude modulation (QAM);
and
a transmitter configured to transmit a signal which is generated based on the constellation points from a transmitter to a receiver,
wherein the codeword is generated by encoding input bits based on a low density parity check (LDPC) code, a code rate of the LDPC code being 6/15 and a code length of the LDPC code being 64800 bits,
wherein the plurality of bit groups are interleaved based on a following equation:
Yj=Xπ(j) for (0≤j<Ngroup),
where Xj is a jth bit group among the plurality of bit groups, Yj is a jth bit group among the interleaved plurality of bit groups, Ngroup is a number of the plurality of bit groups, and π(j) denotes an interleaving order for the interleaving of the plurality of bit groups, and
wherein the π(j) is represented as follows:
interleaving order π(j) (0 ≤ j ≤ 180)
Code
j
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Rate
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
6/15
π(j)
55
146
83
52
62
176
160
68
53
56
81
97
79
113
163
61
58
69
133
108
66
71
86
144
57
67
116
59
70
156
172
65
149
155
82
138
136
141
111
96
170
90
140
64
159
15
14
37
54
44
63
43
18
47
7
25
34
29
30
26
39
16
41
45
36
0
23
32
28
27
38
48
33
22
49
51
60
46
21
4
3
20
13
50
35
24
40
17
42
6
112
93
127
101
94
115
105
31
19
177
74
10
145
162
102
120
126
95
73
152
129
174
125
72
128
78
171
8
142
178
154
85
107
75
12
9
151
77
117
109
80
106
134
98
1
122
173
161
150
110
175
166
131
119
103
139
148
157
114
147
87
158
121
164
104
89
179
123
118
99
88
11
92
165
84
168
124
169
2
130
167
153
137
143
91
100
5
76
132
135.

372 more elements

Dependencies are inferred from the claim text.

Facts

Application: 18/151,219Filed 6 Jan 2023 · continuation
Priority: KR 10-2015-002418317 Feb 2015
Published: US 2023/0147023 A111 May 2023
Granted: 14 Nov 2023
Term ends: Not estimatedThe source records don’t support an estimate.

Classification20 codes

H03M 13/2792
Using interleaving techniques: interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or…
H03M 13/1165
Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices: qC-LDPC codes as defined…
H03M 13/255
Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded…: with…
H03M 13/271
The interleaver involving at least two directions: row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column,…

Family

Application61/941,708Us provisional application · filed 19 Feb 2014
Application14/625,795Parent of this continuation · filed 19 Feb 2015
Application16/510,405Parent of this continuation · filed 12 Jul 2019
US 10,425,110 B2Parent of this continuation · filed 24 Sep 2019
Application17/329,870Parent of this continuation · filed 25 May 2021
US 11,050,441 B2Parent of this continuation · filed 29 Jun 2021
US 2023/0147023 A1Pre-grant publication · published 11 May 2023
US 11,575,394 B2Parent of this continuation
US 2015/0236816 A1Published application
US 2019/0341941 A1Published application
US 2022/0286146 A1Published application
US 11,817,881 B2This patent

From the US filing history. Foreign family members aren’t listed.

Timeline

Citations

Open elsewhere

patentgrep

Loading patent…

Abstract

Facts

Application

18/151,219Filed 6 Jan 2023 · continuation

Priority

KR 10-2015-002418317 Feb 2015

Published

US 2023/0147023 A111 May 2023

Granted

14 Nov 2023

Term ends

Not estimatedThe source records don’t support an estimate.

Classification20 codes

H03M 13/2792
Using interleaving techniques: interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or…
H03M 13/1165
Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices: qC-LDPC codes as defined…
H03M 13/255
Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded…: with…
H03M 13/271
The interleaver involving at least two directions: row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column,…

Family

Application61/941,708Us provisional application · filed 19 Feb 2014

Application14/625,795Parent of this continuation · filed 19 Feb 2015

Application16/510,405Parent of this continuation · filed 12 Jul 2019

US 10,425,110 B2Parent of this continuation · filed 24 Sep 2019

Application17/329,870Parent of this continuation · filed 25 May 2021

US 11,050,441 B2Parent of this continuation · filed 29 Jun 2021

US 2023/0147023 A1Pre-grant publication · published 11 May 2023

US 11,575,394 B2Parent of this continuation

US 2015/0236816 A1Published application

US 2019/0341941 A1Published application

US 2022/0286146 A1Published application

US 11,817,881 B2This patent

From the US filing history. Foreign family members aren’t listed.