Molded semiconductor package with high voltage isolation
AssigneeInfineon Technologies AG
InventorsShao Ping Wan, Eric Brion Acquitan, Dexter Reynoso, Jürgen Schredl, Woon Yik Yong
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsShao Ping Wan, Eric Brion Acquitan, Dexter Reynoso, Jürgen Schredl, Woon Yik Yong
Estimating the term…
A molded semiconductor package includes: a semiconductor die attached to a substrate, the semiconductor die having a bond pad at a first side of the semiconductor die which faces away from the substrate and an insulating layer covering the first side; an electrical conductor attached to a part of the bond pad exposed by an opening in the insulating layer; a mold compound encasing the semiconductor die; and an electrically insulative material filling the opening in the insulating layer and sealing the part of the bond pad exposed by the opening in the insulating layer. The electrically insulative material separates the mold compound from the part of the bond pad exposed by the opening in the insulating layer. A corresponding method of producing the molded semiconductor package also is described.
A molded semiconductor package, comprising:
A method of producing a molded semiconductor package, the method comprising:
Dependencies are inferred from the claim text.