Streaming engine with compressed encoding for loop circular buffer sizes
AssigneeTexas Instruments Incorporated
InventorJoseph Zbiciak
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorJoseph Zbiciak
Estimating the term…
A streaming engine employed in a digital data processor specifies a fixed read only data stream defined by plural nested loops. An address generator produces address of data elements for the nested loops. A steam head register stores data elements next to be supplied to functional units for use as operands. A stream template register specifies a circular address mode for the loop, first and second block size numbers and a circular address block size selection. For a first circular address block size selection the block size corresponds to the first block size number. For a first circular address block size selection the block size corresponds to the first block size number. For a second circular address block size selection the block size corresponds to a sum of the first block size number and the second block size number.
A device comprising:
A method comprising:
Dependencies are inferred from the claim text.