Memory system, data processing system and method of operating the same
AssigneeSK hynix Inc.
InventorsHyeong Soo Kim, Soo Hong Ahn
Life of this patent
Estimating the term…
Abstract
A data processing system may include a plurality of memory modules, a controller, a power supply and a plurality of switches. Each of the memory modules may include a plurality of pages. The controller may control operations of the memory modules. The power supply may provide the memory modules with a power. The switches may be arranged corresponding to each of the memory modules. The switches may be selectively driven in response to a switch drive signal from the controller.
Claims7
A method of operating a data processing system including a plurality of memory modules, each of the plurality of memory modules including a plurality of pages, and the data processing system including a timer, the method comprising:
- classifying the plurality of memory modules into at least one power-on memory module and at least one power-off memory module based on a request;
- providing power to the power-on memory module and blocking the power from the power-off memory module based on the request;
- remapping an address to access a page of the power-on memory module instead of a page of the power-off memory module when the page of the power-off memory module is accessed;
- resetting the power-on memory module to the power-off memory module when all pages of the power-on memory module are not accessed for a set time using the timer, wherein the power-on memory module prior to reset comprises an idle memory module;
- and
- blocking the power from the reset power-off memory module in which all pages are not accessed for the set time.
A method of operating a data processing system including a plurality of memory modules and a selection circuit including a plurality of switches configured to selectively provide power to at least one of the plurality of memory modules based on a control signal of a controller, and the data processing system including a timer, the method comprising:
- classifying the plurality of memory modules into at least one power-on module and at least one power-off module based on an initial option;
- generating a selection signal for selectively driving the selection circuit based on the control signal generated based on the initial option;
- providing the power to the power-on memory module and blocking the power from the power-off memory module based on the selection signal;
- remapping an address to access a storage region of the power-on memory module instead of a storage region of the power-off memory module when the storage region of the power-off memory module is accessed;
- resetting the power-on memory module to the power-off memory module when all storage regions of the power-on memory module are not accessed for a set time, using the timer, wherein the power-on memory module prior to reset comprises an idle memory module;
- and
- blocking the power from the reset power-off memory module.
Dependencies are inferred from the claim text.