Methods, systems, and computer program products for efficiently implementing a 3D-IC
AssigneeCadence Design Systems, Inc.
InventorsPinhong Chen, Liqun Deng, Ximing Zhou, Hanqi Yang, Jieqian Yu, Fangfang Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsPinhong Chen, Liqun Deng, Ximing Zhou, Hanqi Yang, Jieqian Yu, Fangfang Li
Estimating the term…
Disclosed is an improved approach for efficiently implementing a three-dimensional integrated circuit (3D-IC) design with heterogeneous and/or homogeneous dies. A first die design and a second die design in a three-dimensional (3D) electronic design maybe identified, and a wrapper design may be generated for at least a block of circuit component designs in the second die design for concurrent implementation of both the first and the second die designs. Both the first and the second dies of the 3D electronic design are concurrently implemented based at least upon a floorplan that is generated with at least the wrapper design for the 3D electronic design. A first wrapper and a second wrapper may be respectively generated for the first die design and the second die design based at least in part upon a result of the concurrent implementation.
A method for concurrently implementing a three-dimensional (3D) electronic design using an electronic design automation tool, comprising:
A non-transitory computer readable medium having stored thereupon a sequence of instructions which, when executed by a processor causes a set of acts for concurrently implementing a three-dimensional (3D) electronic design using an electronic design automation tool, the set of acts comprising:
A system for concurrently implementing a three-dimensional (3D) electronic design using an electronic design automation tool, the system comprising:
Dependencies are inferred from the claim text.