Hybrid analog-to-digital converter with inverter-based residue amplifier
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMartin Kinyua, Eric Soenen
Life of this patent
Estimating the term…
Abstract
An apparatus and method for analog to digital conversion of analog input signals are disclosed herein. In some embodiments, an analog-to-digital (ADC) may comprise: a first successive approximation register (SAR) circuit comprising a fast SAR (FSAR) circuit and a residue digital-to-analog converter (RDAC) circuit and a residue amplifier circuit, coupled to the RDAC circuit, comprising an amplifier circuit that is configured to amplify a residual signal generated by the RDAC circuit, wherein the amplifier circuit comprises a deadzone control circuit and a first, second and third inverter stages, wherein the third stage is biased to operate in a sub-threshold region.
Claims20
An analog-to-digital converter (ADC) circuit, comprising:
- a first successive approximation register (SAR) circuit configured to receive an analog input signal that decouples a first high-speed signal path from a second slow-speed noise-limited signal path through the first SAR circuit;
- and
- a residue amplifier circuit, coupled to the first SAR circuit, comprising an amplifier circuit that is configured to amplify a residual signal generated by the first SAR circuit,
- wherein the amplifier circuit comprises a deadzone control circuit and a plurality of inverter stages, wherein one of the plurality of inverter stages is biased to operate in a sub-threshold region through the deadzone control circuit that is configured to generate a bias current.
A residual amplifier, comprising:
- a first inverter stage configured to receive a residual signal from a first successive approximation register (SAR) circuit;
- a second inverter stage, coupled to the first inverter stage, and coupled between a voltage supply and ground;
- a third inverter stage, coupled to the second inverter stage, and coupled between the voltage supply and ground and configured to generate an output signal that is an amplified version of the received residual signal and biased to operate in a sub-threshold region;
- and
- a deadzone control circuit, coupled to the third inverter stage, comprising a differential amplifier with an active load configured to receive a reference voltage at one of its inputs and a plurality of current mirrors couple to an output of the differential amplifier,
- wherein deadzone control circuit is configured to generate a bias current for biasing the third inverter stage to operate in the sub-threshold region.
A method for amplifying a residue signal received at a residue amplifier from a first successive approximation register (SAR) circuit, the method comprising:
- enabling a differential amplifier when, in an amplification phase, the first SAR circuit is configured to hold the residual signal;
- receiving a reference voltage at a first differential input of the differential amplifier;
- generating a bias current based on the reference voltage;
- and
- biasing, through the bias current, gate terminals of transistors located in an output stage of the residue amplifier to operate in a sub-threshold region.
Dependencies are inferred from the claim text.