Scribe structure for memory device
AssigneeMicron Technology, Inc.
InventorsHidenori Yamaguchi, Keizo Kawakita, Wataru Hoshino, Yuta Nomura
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsHidenori Yamaguchi, Keizo Kawakita, Wataru Hoshino, Yuta Nomura
Estimating the term…
Apparatuses and methods for manufacturing chips are described. An example method includes: forming at least one first dielectric layer above a substrate; forming at least one second dielectric layer above the first dielectric layer; forming a cover layer above the at least one second dielectric layer; forming a groove above the substrate by etching; covering at least an edge surface of the at least one first dielectric layer in the groove with a liner including polymer; forming a hole through the cover layer and a portion of the at least one second dielectric layer; depositing a conductive layer in the hole, on the cover layer and the liner; and forming a conductive pillar on the conductive layer in the hole by electroplating.
A semiconductor chip, comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.