Chiplet first architecture for die tiling applications
AssigneeIntel Corporation
InventorsSrinivas Pietambaram, Gang Duan, Deepak Kulkarni, Rahul Manepalli, Xiaoying Guo
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsSrinivas Pietambaram, Gang Duan, Deepak Kulkarni, Rahul Manepalli, Xiaoying Guo
Estimating the term…
Embodiments disclosed herein include electronic packages and methods of forming such electronic packages. In an embodiment, the electronic package comprises a mold layer having a first surface and a second surface opposite the first surface, and a plurality of first dies embedded in the mold layer. In an embodiment, each of the plurality of first dies has a surface that is substantially coplanar with the first surface of the mold layer. In an embodiment, the electronic package further comprises a second die embedded in the mold layer. In an embodiment, the second die is positioned between the plurality of first dies and the second surface of the mold layer.
An electronic package, comprising:
An electronic package, comprising:
A method of fabricating an electronic package, comprising:
An electronic system, comprising:
Dependencies are inferred from the claim text.