Method for fabricating semiconductor interconnect structure and semiconductor structure thereof
AssigneeChangxin Memory Technologies, Inc.
InventorPingheng Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeChangxin Memory Technologies, Inc.
InventorPingheng Wu
Estimating the term…
A semiconductor interconnect structure and a fabricating method thereof are disclosed. The method comprises: providing a stacked structure comprising bonded multiple layers of wafer or die, each bonded layer comprises a substrate and a wiring layer, and the wiring layer comprises metal wires; vertically forming, in the stacked structure, a first blind hole having a first diameter and a first length and penetrating each bonded layer between adjacent metal wires, the first diameter is less than a space between the adjacent metal wires, and the first length is less than a height of the stacked structure; forming a second blind hole having a second diameter and the first length coaxially with the first blind hole, a sidewall of the second blind hole exposes the metal wires, and the second diameter is larger than the space between the adjacent metal wires; and filling a conductive material in the second blind hole.
A method for fabricating a semiconductor interconnect structure, comprising:
Dependencies are inferred from the claim text.