Systems and methods for reducing standby power in floating body memory devices
AssigneeZeno Semiconductor, Inc.
InventorsBenjamin S. Louie, Yuniarto Widjaja
Life of this patent
Estimating the term…
Loading patent…
AssigneeZeno Semiconductor, Inc.
InventorsBenjamin S. Louie, Yuniarto Widjaja
Estimating the term…
Methods, devices, arrays and systems for reducing standby power for a floating body memory array. One method includes counting bits of data before data enters the array, wherein the counting includes counting at least one of: a total number of bits at state 1 and a total number of all bits; a total number of bits at state 0 and the total number of all bits; or the total number of bits at state 1 and the total number of bits at state 0. This method further includes detecting whether the total number of bits at state 1 is greater than the total number of bits at state 0; setting an inversion bit when the total number of bits at state 1 is greater than the total number of bits at state 0; and inverting contents of all the bits of data before writing the bits of data to the memory array when the inversion bit has been set.
A semiconductor memory array configured for reducing standby power, said array comprising:
A system for reducing standby power, said system comprising:
Dependencies are inferred from the claim text.