Storage device operation orchestration
AssigneeMicron Technology, Inc.
InventorsRichard C. Murphy, Glen E. Hush, Vijay S. Ramesh, Allan Porterfield, Anton Korzh
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsRichard C. Murphy, Glen E. Hush, Vijay S. Ramesh, Allan Porterfield, Anton Korzh
Estimating the term…
Systems, apparatuses, and methods related to storage device operation orchestration are described. A plurality of computing devices (or “tiles”) can be coupled to a controller (e.g., an “orchestration controller”) and an interface. The controller can control operation of the computing devices. For instance, the controller can include circuitry to request a block of data from a memory device coupled to the apparatus, cause a processing unit of at least one computing device of the plurality of computing devices to perform an operation on the block of data in which at least some of the data is ordered, reordered, removed, or discarded, and cause, after some of the data is ordered, reordered, removed, or discarded, the block of data to be transferred to the interface coupled to the plurality of computing devices.
A system, comprising:
A method, comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Specifically adapted to achieve a particular effect: reducing size or complexity of storage systems
Specifically adapted to achieve a particular effect: improving I/O performance
Configuration or reconfiguration of storage systems: by allocating resources to storage systems
Organizing or formatting or addressing of data: management of blocks
About 12 years 9 months of term left · ends 25 Jul 2039 (estimated)
The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses, systems, and methods for storage device operation orchestration.
Memory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic systems. There are many different types of memory including volatile and non-volatile memory. Volatile memory can require power to maintain its data (e.g., host data, error data, etc.) and includes random access memory (RAM), dynamic random access memory (DRAM), static random access memory (SRAM), synchronous dynamic random access memory (SDRAM), and thyristor random access memory (TRAM), among others. Non-volatile memory can provide persistent data by retaining stored data when not powered and can include NAND flash memory, NOR flash memory, and resistance variable memory such as phase change random access memory (PCRAM), resistive random access memory (RRAM), and magnetoresistive random access memory (MRAM), such as spin torque transfer random access memory (STT RAM), among others.
Memory devices may be coupled to a host (e.g., a host computing device) to store data, commands, and/or instructions for use by the host while the computer or electronic system is operating. For example, data, commands, and/or instructions can be transferred between the host and the memory device(s) during operation of a computing or other electronic system.
FIG. 1 is a functional block diagram in the form of a computing system including an apparatus including a storage controller and a number of memory devices in accordance with a number of embodiments of the present disclosure.
FIG. 2 is a functional block diagram in the form of an apparatus including a storage controller in accordance with a number of embodiments of the present disclosure.
FIG. 3 is another functional block diagram in the form of an apparatus including a storage controller in accordance with a number of embodiments of the present disclosure.
The present disclosure includes apparatuses, systems, and methods for storage device operation orchestration. An example apparatus includes a plurality of computing devices (or “tiles”) coupled to a controller (e.g., and “orchestration controller”) and an interface. The controller can include circuitry to request a block of data from a memory device coupled to the apparatus, cause the processing unit of at least one computing device of the plurality of computing devices to perform an operation on the block of data in which at least some of the data is ordered, reordered, removed, or discarded, and cause, after some of the data is ordered, reordered, removed, or discarded, the block of data to be transferred to the interface coupled to the plurality of computing devices.
Memory devices may be used to store important or critical data in a computing device and can transfer such data between a host associated with the computing device. However, as the size and quantity of data stored by memory devices increases, transferring the data to and from the host can become time consuming and resource intensive. For example, when a host requests large blocks of data from a memory device, an amount of time and/or an amount of resources consumed in obliging the request can increase in proportion to the size and/or quantity of data associated with the blocks of data.
As storage capability of memory devices increases, these effects can become more pronounced as more and more data are able to be stored by the memory device and are therefore available to be transferred to or from the host. In addition, blocks of requested data can include data that is not relevant or needed by the host. For example, in some approaches, irrelevant data may be transferred to the host with a block of data that includes relevant data. This can lead to a need for further processing on the host end to extract the relevant data from the block of data, which can incur additional processing time and/or consume additional processing resources.