Back to results
US 11,762,800 B2Granted
Semiconductor device and memory system
AssigneeKioxia Corporation
InventorsKunihiko Yamagishi, Toshitada Saito
Life of this patent
Estimating the term…
Abstract
A semiconductor device capable of communicating with a host apparatus includes a symbol generation unit, a coding unit, and a transmission unit. The symbol generation unit includes a random number generation circuit and generates a symbol according to a random number generated by the random number generation circuit. The coding unit performs 8b/10b coding for the symbol. The transmission unit transmits the symbol coded by the 8b/10b coding unit to the host apparatus.
Claims16
A memory device, comprising:
- a memory configured to hold data;
- and
- a controller circuit configured to access the memory based on a command from a host apparatus,
- wherein the controller circuit selects one of a first symbol and a second symbol in a random order, performs coding a signal for the selected symbol to transform a bit number, and transmits the coded signal for the selected symbol to the host apparatus,
- wherein the first and second symbols indicate an idle state,
- wherein the coded signal for the selected symbol is repeatedly transmitted to the host apparatus,
- wherein each of the first and second symbols includes a pair of symbols including a symbol as a plus running disparity and another symbol as a minus running disparity, and
- wherein a symbol selected by the controller circuit has a running disparity different from that of a symbol which is most recently selected by the controller circuit.
5 more elements
A memory device, comprising:
- a memory configured to hold data;
- and
- a controller circuit configured to access the memory based on a command from a host apparatus,
- wherein the controller circuit selects one of a first symbol and a second symbol in a random order, selects a third symbol which indicates a delimiter, performs coding a signal for the selected symbol to transform a bit number and a signal for the third symbol to transform a bit number, and transmits the coded signal for the selected symbol and the coded signal for the third symbol to the host apparatus,
- wherein a symbol set including the coded signal for the selected symbol and the coded signal for the third symbol is repeatedly transmitted to the host apparatus,
- wherein the symbol set is used to set up synchronization with the host apparatus,
- wherein each of the first and second symbols includes a pair of symbols including a symbol as a plus running disparity and another symbol as a minus running disparity, and
- wherein a symbol selected by the controller circuit has a running disparity different from that of a symbol which is most recently selected by the controller circuit.
5 more elements
A memory device, comprising:
- a memory configured to hold data;
- and
- a controller circuit configured to access the memory based on a command from a host apparatus,
- wherein the controller circuit selects one of a first symbol and a second symbol in a random order, performs coding a signal for the selected symbol to transform a bit number, and transmits the coded signal for the selected symbol to the host apparatus,
- wherein the first and second symbols indicate an idle state,
- wherein the coded signal for the selected symbol is repeatedly transmitted to the host apparatus,
- wherein one of the first and second symbols is a symbol in which running disparity becomes ±0, and
- wherein a symbol selected by the controller circuit has a running disparity different from that of a symbol which is most recently selected by the controller circuit.
5 more elements
A memory device, comprising:
- a memory configured to hold data;
- and
- a controller circuit configured to access the memory based on a command from a host apparatus,
- wherein the controller circuit selects one of a first symbol and a second symbol in a random order, selects a third symbol which indicates a delimiter, performs coding a signal for the selected symbol to transform a bit number and a signal for the third symbol to transform a bit number, and transmits the coded signal for the selected symbol and the coded signal for the third symbol to the host apparatus,
- wherein a symbol set including the coded signal for the selected symbol and the coded signal for the third symbol is repeatedly transmitted to the host apparatus,
- wherein the symbol set is used to set up synchronization with the host apparatus,
- wherein one of the first and second symbols is a symbol in which running disparity becomes ±0, and
- wherein a symbol selected by the controller circuit has a running disparity different from that of a symbol which is most recently selected by the controller circuit.
5 more elements
Dependencies are inferred from the claim text.