Back to results
US 11,700,214 B1Granted
Network interface and buffer control method thereof
AssigneeHitachi, Ltd.
InventorsNobuhiro Yokoi, Hiroka Ihara
Life of this patent
Estimating the term…
Abstract
A network interface includes a processor, memory, and a cache between the processor and the memory. The processor secures a plurality of buffers for storing transfer data in the memory, and manages an allocation order of available buffers of the plurality of buffers. The processor returns a buffer released after data transfer to a position before a predetermined position of the allocation order.
Claims9
A network interface comprising:
- a processor;
- a memory;
- and
- a cache between the processor and the memory,
- wherein the processor is configured to:
- secure a plurality of buffers for storing transfer data in the memory,
- manage an allocation order of available buffers of the plurality of buffers,
- return a buffer released after data transfer to a position before a predetermined position of the allocation order, and
- allocate a plurality of buffer groups in the memory,
- wherein each of the plurality of buffer groups is composed of a plurality of buffers of the same size,
- wherein the plurality of buffer groups have different buffer sizes from each other, and
- wherein, when a transfer data size is equal to or less than a maximum buffer size of the different buffer sizes, the processor is configured to select a buffer group having a minimum buffer size among buffer sizes equal to or greater than the transfer data size to store the transfer data.
9 more elements
A buffer control method in a network interface including a processor, a memory, and a cache between the processor and the memory, the buffer control method comprising:
- by the processor:
- securing a plurality of buffers for storing transfer data in the memory;
- managing an allocation order of available buffers of the plurality of buffers;
- returning a buffer released after data transfer to a position before a predetermined position of the allocation order;
- and
- allocating a plurality of buffer groups in the memory,
- wherein each of the plurality of buffer groups is composed of a plurality of buffers of the same size,
- wherein the plurality of buffer groups have different buffer sizes from each other, and
- wherein, when a transfer data size is equal to or less than a maximum buffer size of the different buffer sizes, the processor is configured to select a buffer group having a minimum buffer size among buffer sizes equal to or greater than the transfer data size to store the transfer data.
6 more elements
Dependencies are inferred from the claim text.