Selective deactivation of processing units for artificial neural networks
AssigneeRobert Bosch GmbH
InventorsJuergen Schirmer, Andre Guntoro, Armin Runge, Christoph Schorn, Jaroslaw Topp, Sebastian Vogel
Life of this patent
Estimating the term…
Loading patent…
AssigneeRobert Bosch GmbH
InventorsJuergen Schirmer, Andre Guntoro, Armin Runge, Christoph Schorn, Jaroslaw Topp, Sebastian Vogel
Estimating the term…
A hardware architecture for an artificial neural network ANN. The ANN includes a consecutive series made up of an input layer, multiple processing layers, and an output layer. Each layer maps a set of input variables onto a set of output variables, and output variables of the input layer and of each processing layer are input variables of the particular layer that follows in the series. The hardware architecture includes a plurality of processing units. The implementation of each layer is split among at least two of the processing units, and at least one resettable switch-off device is provided via which at least one processing unit is selectively deactivatable, independently of the input variables supplied to it, in such a way that at least one further processing unit remains activated in all layers whose implementation is contributed to by this processing unit.
A hardware architecture for an artificial neural network (ANN), the ANN including a consecutive series of layers, each of the layers mapping its input variables onto output variables, and each of the output variables of the layers being input variables of a particular layer that follows in the series, the hardware architecture comprising:
A method for operating an artificial neural network (ANN), the ANN including a consecutive series of layers, each of the layers mapping its input variables onto output variables, and, in each case the output variables of the layers are input variables of a particular layer that follows in the series, the ANN being implemented in a plurality of processing units in such a way that an implementation of each of the layers is split among at least two of the processing units, the method comprising the following steps:
A non-transitory machine-readable storage device on which is stored a computer program that includes machine-readable instructions for operating an artificial neural network (ANN), the ANN including a consecutive series of layers, each of the layers mapping its input variables onto output variables, and, in each case the output variables of the layers are input variables of a particular layer that follows in the series, the ANN being implemented in a plurality of processing units in such a way that an implementation of each of the layers is split among at least two of the processing units, the computer program, when executed by a computer, causing the computer to perform the following steps:
Dependencies are inferred from the claim text.