Logic-in-memory inverter using feedback field-effect transistor
AssigneeKorea University Research and Business Foundation
InventorsSang Sig Kim, Kyoung Ah Cho, Jae Min Son, Eun Woo Baek
Life of this patent
Estimating the term…
Loading patent…
AssigneeKorea University Research and Business Foundation
InventorsSang Sig Kim, Kyoung Ah Cho, Jae Min Son, Eun Woo Baek
Estimating the term…
Disclosed is technology that is driven using a positive feedback loop of a feedback field-effect transistor and is capable of performing a logic-in memory function. The logic-in-memory inverter includes a metal oxide semiconductor field-effect transistor, and a feedback field-effect transistor in which a drain region of a nanostructure is connected in series to a drain region of the metal oxide semiconductor field-effect transistor, wherein the logic-in-memory inverter performs a logical operation is performed based on an output voltage VOUT that changes depending on a level of an input voltage VIN that is input to a gate electrode of the feedback field-effect transistor and a gate electrode of the metal oxide semiconductor field-effect transistor while a source voltage VSS is input to a source region of the nanostructure and a drain voltage VDD is input to a source region of the metal oxide semiconductor field-effect transistor.
A logic-in-memory inverter comprising:
Dependencies are inferred from the claim text.