Plated pillar dies having integrated electromagnetic shield layers
AssigneeNXP B.V.
InventorsDouglas Michael Reber, Rishi Bhooshan
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP B.V.
InventorsDouglas Michael Reber, Rishi Bhooshan
Estimating the term…
Wafer processing techniques, or methods for forming semiconductor rides, are disclosed for fabricating plated pillar dies having die-level electromagnetic interference (EMI) shield layers. In embodiments, the method includes depositing a metallic seed layer over a semiconductor wafer and contacting die pads thereon. An electroplating process is then performed to compile plated pillars on the metallic seed layer and across the semiconductor wafer. Following electroplating, selected regions of the metallic seed layer are removed to produce electrical isolation gaps around a first pillar type, while leaving intact portions of the metallic seed layer to yield a wafer-level EMI shield layer. The semiconductor wafer is separated into singulated plated pillar dies, each including a die-level EMI shield layer and plated pillars of the first pillar type electrically isolated from the EMI shield layer.
A method for forming semiconductor dies, the method comprising:
Dependencies are inferred from the claim text.