Apparatuses and methods for setting a duty cycle adjuster for improving clock duty cycle
AssigneeMicron Technology, Inc.
InventorKang-Yong Kim
Life of this patent
Estimating the term…
Abstract
Apparatuses and methods for setting a duty cycler adjuster for improving clock duty cycle are disclosed. The duty cycle adjuster may be adjusted by different amounts, at least one smaller than another. Determining when to use the smaller adjustment may be based on duty cycle results. A duty cycle monitor may have an offset. A duty cycle code for the duty cycle adjuster may be set to an intermediate value of a duty cycle monitor offset. The duty cycle monitor offset may be determined by identifying duty cycle codes for an upper and for a lower boundary of the duty cycle monitor offset.
Claims20
A method comprising:
- adjusting a step of a duty cycle adjuster of a memory by a first step size responsive to a first value of a duty cycle code written to a mode register of the memory, wherein the first value is based, at least in part, on a result of a first duty cycle monitor sequence;
- and
- adjusting the step of the duty cycle adjuster by a second step size responsive to a second value of the duty cycle code written to the mode register, wherein the second step size is smaller than the first step size, wherein the second value is based, at least in part, on a result of a second duty cycle monitor sequence.
A method, comprising:
- adjusting, with a duty cycle adjuster of a memory, a duty cycle of an internal clock of the memory according to a fast speed adjustment by writing a duty cycle code to a mode register of the memory;
- and
- adjusting the duty cycle of the internal clock according to a slow speed adjustment.
A method, comprising:
- performing, with a duty cycle monitor of a memory, a plurality of duty cycle monitor sequences;
- changing a duty cycle code for a duty cycle adjuster of the memory by writing the duty cycle code in a mode register of the memory following each of the plurality of duty cycle monitor sequences, wherein the duty cycle code is changed using at least two different amounts of adjustment for the plurality of duty cycle monitor sequences;
- and
- writing duty cycle results from each of the plurality of duty cycle monitor sequences to the mode register.
Dependencies are inferred from the claim text.