Methods and apparatus to calibrate a dual-residue pipeline analog to digital converter
AssigneeTexas Instruments Incorporated
InventorsPrasanth K, Srinivas Kumar Reddy Naru, Visvesvaraya Appala Pentakota
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorsPrasanth K, Srinivas Kumar Reddy Naru, Visvesvaraya Appala Pentakota
Estimating the term…
An example apparatus includes: an analog input; a resistor circuit including a first reference output and a second reference output; a first amplifier including a first analog input, a first reference input, and a first amplifier output, the first analog input coupled to the analog input, the first reference input coupled to the first reference output; a second amplifier including a second analog input, a second reference input, and a second amplifier output, the second analog input coupled to the analog input, the second reference input coupled to the second reference output; a first comparator including a first comparator input, the first comparator input coupled to the first amplifier output; and a second comparator including a second comparator input, the second comparator input coupled to the second amplifier output; a first multiplexer including a first multiplexer input and a first residue output, the first multiplexer input coupled to the first amplifier output; and a second multiplexer including a second multiplexer input and a second residue output, the second multiplexer input coupled to the second amplifier output.
An apparatus comprising:
An analog to digital converter (ADC) comprising:
A method comprising:
Dependencies are inferred from the claim text.